{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:12:27Z","timestamp":1775121147266,"version":"3.50.1"},"publisher-location":"Cham","reference-count":8,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319560762","type":"print"},{"value":"9783319560779","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56077-9_43","type":"book-chapter","created":{"date-parts":[[2017,3,30]],"date-time":"2017-03-30T23:42:42Z","timestamp":1490917362000},"page":"439-446","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Design Methodology for an All CMOS Bandgap Voltage Reference Circuit"],"prefix":"10.1007","author":[{"given":"Ricardo","family":"Madeira","sequence":"first","affiliation":[]},{"given":"Nuno","family":"Paulino","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"43_CR1","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1109\/MSSC.2016.2577978","volume":"8","author":"B Razavi","year":"2016","unstructured":"Razavi, B.: The bandgap reference [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 8, 9\u201312 (2016). doi:10.1109\/MSSC.2016.2577978","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"43_CR2","doi-asserted-by":"publisher","unstructured":"Pereira, M.S., Costa, J.E.N., Santos, M., Vaz, J.C.: A 1.1 \u00b5A voltage reference circuit with high PSRR and temperature compensation. In: 2015 Conference on Design Circuits Integrated Systems (DCIS), pp. 1\u20134, (2015). doi:10.1109\/DCIS.2015.7388564","DOI":"10.1109\/DCIS.2015.7388564"},{"key":"43_CR3","doi-asserted-by":"publisher","unstructured":"Jiang, Y., Lee, E.K.F.: A low voltage low 1\/f noise CMOS bandgap reference. In: 2005 IEEE International Symposium on Circuits System, vol. 4, pp. 3877\u20133880 (2005). doi:10.1109\/ISCAS.2005.1465477","DOI":"10.1109\/ISCAS.2005.1465477"},{"key":"43_CR4","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1109\/JSSC.2003.820882","volume":"39","author":"J Doyle","year":"2004","unstructured":"Doyle, J., Lee, Y.J., Kim, Y.-B., et al.: A CMOS subbandgap reference circuit with 1-V power supply voltage. IEEE J. Solid-State Circuits 39, 252\u2013255 (2004). doi:10.1109\/JSSC.2003.820882","journal-title":"IEEE J. Solid-State Circuits"},{"key":"43_CR5","doi-asserted-by":"publisher","unstructured":"Quendera, F., Paulino, N.: A low voltage low power temperature sensor using a 2nd order delta-sigma modulator. In: 2015 Conference on Design of Circuits Integrated Systems (DCIS), pp. 1\u20136 (2015). doi:10.1109\/DCIS.2015.7388608","DOI":"10.1109\/DCIS.2015.7388608"},{"key":"43_CR6","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1109\/4.760378","volume":"34","author":"H Banba","year":"1999","unstructured":"Banba, H., Shiga, H., Umezawa, A., et al.: A CMOS bandgap reference circuit with sub-1-V operation. IEEE J. Solid-State Circuits 34, 670\u2013674 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"43_CR7","doi-asserted-by":"publisher","first-page":"1427","DOI":"10.1049\/el:20030937","volume":"39","author":"T Ytterdal","year":"2003","unstructured":"Ytterdal, T.: CMOS bandgap voltage reference circuit for supply voltages down to 0.6 V. Electron. Lett. 39, 1427\u20131428 (2003)","journal-title":"Electron. Lett."},{"key":"43_CR8","doi-asserted-by":"publisher","unstructured":"Lin, F.T., Tsai, J.H., Liao, Y.T.: A 3\u00a0\u03bcW, 0.65\u00a0V regulator with an embedded temperature compensated voltage reference. In: 2016 13th International Conference on Synthesis, Modeling and Analysis Simulation Methods Applications to Circuit Design, pp. 1\u20134 (2016). doi:10.1109\/SMACD.2016.7520647","DOI":"10.1109\/SMACD.2016.7520647"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for Smart Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56077-9_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:10:11Z","timestamp":1618791011000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-56077-9_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319560762","9783319560779"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56077-9_43","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"31 March 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DoCEIS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Doctoral Conference on Computing, Electrical and Industrial Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Costa de Caparica","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 May 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 May 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"doceis2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/sites.uninova.pt\/doceis","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}