{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:11:48Z","timestamp":1768072308723,"version":"3.49.0"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319589428","type":"print"},{"value":"9783319589435","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-58943-5_62","type":"book-chapter","created":{"date-parts":[[2017,5,27]],"date-time":"2017-05-27T08:42:07Z","timestamp":1495874527000},"page":"775-787","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["In-Cache Streaming: Morphable Infrastructure for Many-Core Processing Systems"],"prefix":"10.1007","author":[{"given":"Nuno","family":"Neves","sequence":"first","affiliation":[]},{"given":"Adrien","family":"Mussio","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Gon\u00e7alves","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Tom\u00e1s","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,5,28]]},"reference":[{"key":"62_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-642-36812-7_1","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"TCP Chau","year":"2013","unstructured":"Chau, T.C.P., Niu, X., Eele, A., Luk, W., Cheung, P.Y.K., Maciejowski, J.: Heterogeneous reconfigurable system for adaptive particle filters in real-time applications. In: Brisk, P., Figueiredo Coutinho, J.G., Diniz, P.C. (eds.) ARC 2013. LNCS, vol. 7806, pp. 1\u201312. Springer, Heidelberg (2013). doi:10.1007\/978-3-642-36812-7_1"},{"key":"62_CR2","unstructured":"Chen, Y.T., Cong, J., Huang, H., Liu, B., Liu, C., Potkonjak, M., Reinman, G.: Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012, pp. 45\u201350. IEEE (2012)"},{"issue":"2","key":"62_CR3","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1093\/bioinformatics\/btl582","volume":"23","author":"M Farrar","year":"2007","unstructured":"Farrar, M.: Striped Smith-Waterman speeds database searches six times over other SIMD implementations. Bioinformatics 23(2), 156 (2007)","journal-title":"Bioinformatics"},{"key":"62_CR4","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., et al.: Cache miss equations: an analytical representation of cache misses. In: ACM International Conference on Supercomputing, pp. 317\u2013324. ACM Press (1997)","DOI":"10.1145\/263580.263657"},{"issue":"2","key":"62_CR5","doi-asserted-by":"publisher","first-page":"250","DOI":"10.1109\/TVLSI.2009.2032916","volume":"19","author":"Y Guo","year":"2011","unstructured":"Guo, Y., Narayanan, P., Bennaser, M.A., Chheda, S., Moritz, C.A.: Energy-efficient hardware data prefetching. IEEE Trans. Very Large Scale Integr. Syst. 19(2), 250\u2013263 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"62_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/978-3-642-28365-9_8","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"T Hussain","year":"2012","unstructured":"Hussain, T., Shafiq, M., Peric\u00e0s, M., Navarro, N., Ayguad\u00e9, E.: PPMC: a programmable pattern based memory controller. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds.) ARC 2012. LNCS, vol. 7199, pp. 89\u2013101. Springer, Heidelberg (2012). doi:10.1007\/978-3-642-28365-9_8"},{"key":"62_CR7","doi-asserted-by":"crossref","unstructured":"Jain, A., Lin, C.: Linearizing irregular memory accesses for improved correlated prefetching. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO-46), pp. 247\u2013259. ACM (2013)","DOI":"10.1145\/2540708.2540730"},{"key":"62_CR8","doi-asserted-by":"crossref","unstructured":"Kalokerinos, G., Papaefstathiou, V., Nikiforos, G., Kavadias, S., Katevenis, M., Pnevmatikatos, D., Yang, X.: FPGA implementation of a configurable cache\/scratchpad memory with virtualized user-level RDMA capability. In: International Symposium on Systems, Architectures, Modeling, and Simulation, 2009 (SAMOS 2009), pp. 149\u2013156. IEEE (2009)","DOI":"10.1109\/ICSAMOS.2009.5289226"},{"key":"62_CR9","doi-asserted-by":"crossref","unstructured":"Kranenburg, T., van Leuken, R.: MB-LITE: a robust, light-weight soft-core implementation of the MicroBlaze architecture. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 997\u20131000, March 2010","DOI":"10.1109\/DATE.2010.5456903"},{"issue":"11","key":"62_CR10","doi-asserted-by":"publisher","first-page":"2010","DOI":"10.1109\/TVLSI.2010.2066586","volume":"19","author":"M Modarressi","year":"2011","unstructured":"Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Application-aware topology reconfiguration for on-chip networks. IEEE Trans. Very Large Scale Integr. Syst. 19(11), 2010\u20132022 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"62_CR11","doi-asserted-by":"crossref","unstructured":"Neves, N., Tom\u00e1s, P., Roma, N.: Efficient data-stream management for shared-memory many-core systems. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 508\u2013515. IEEE (2015)","DOI":"10.1109\/FPL.2015.7293960"},{"key":"62_CR12","doi-asserted-by":"crossref","unstructured":"Pal, R., Paul, K., Prasad, S.: ReKonf: a reconfigurable adaptive manycore architecture. In: IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA), pp. 182\u2013191 (2012)","DOI":"10.1109\/ISPA.2012.32"},{"issue":"2","key":"62_CR13","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1007\/s10766-012-0220-y","volume":"41","author":"KT Sundararajan","year":"2013","unstructured":"Sundararajan, K.T., Jones, T.M., Topham, N.P.: The smart cache: an energy-efficient cache architecture through dynamic adaptation. Int. J. Parallel Program. 41(2), 305\u2013330 (2013)","journal-title":"Int. J. Parallel Program."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2016: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-58943-5_62","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:34:16Z","timestamp":1622162056000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-58943-5_62"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319589428","9783319589435"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-58943-5_62","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"28 May 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Grenoble","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"France","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 August 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 August 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/europar2016.inria.fr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}