{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T11:24:59Z","timestamp":1743765899907,"version":"3.40.3"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319751771"},{"type":"electronic","value":"9783319751788"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-75178-8_35","type":"book-chapter","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T07:12:27Z","timestamp":1517987547000},"page":"427-438","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Impact of Compiler Phase Ordering When Targeting GPUs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1639-4545","authenticated-orcid":false,"given":"Ricardo","family":"Nobre","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5962-2718","authenticated-orcid":false,"given":"Lu\u00eds","family":"Reis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,8]]},"reference":[{"key":"35_CR1","unstructured":"Khronos OpenCL Working Group. The OpenCL C Specification, Version 2.0 (2015)"},{"issue":"2","key":"35_CR2","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1145\/1365490.1365500","volume":"6","author":"J Nickolls","year":"2008","unstructured":"Nickolls, J., et al.: Scalable parallel programming with CUDA. Queue 6(2), 40\u201353 (2008)","journal-title":"Queue"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"Betkaoui, B., Thomas, D.B., Luk, W.: Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing. In: 2010 International Conference on Field-Programmable Technology, Beijing, pp. 94\u2013101 (2010)","DOI":"10.1109\/FPT.2010.5681761"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"Kulkarni, S., Cavazos, J.: Mitigating the compiler optimization phase-ordering problem using machine learning. In: Proceedings of ACM International Conference on Object Oriented Programming Systems Languages and Applications, OOPSLA 2012, pp. 147\u2013162. ACM, New York (2012)","DOI":"10.1145\/2398857.2384628"},{"issue":"4","key":"35_CR5","first-page":"56:1","volume":"9","author":"S Purini","year":"2013","unstructured":"Purini, S., Jain, L.: Finding good optimization sequences covering program space. ACM Trans. Archit. Code Optim. (TACO) 9(4), 56:1\u201356:23 (2013)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"issue":"1","key":"35_CR6","first-page":"8:1","volume":"13","author":"LGA Martins","year":"2016","unstructured":"Martins, L.G.A., et al.: Clustering-based selection for the exploration of compiler optimization sequences. ACM Trans. Archit. Code Optim. (TACO) 13(1), 8:1\u20138:28 (2016)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"Nobre, R., Martins, L.G.A., Cardoso, J.M.P.: Use of previously acquired positioning of optimizations for phase ordering exploration. In: Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems (SCOPES 2015), pp. 58\u201367. ACM, New York (2015)","DOI":"10.1145\/2764967.2764978"},{"key":"35_CR8","doi-asserted-by":"crossref","unstructured":"Nobre, R., Martins, L.G.A., Cardoso, J.M.P.: A graph-based iterative compiler pass selection and phase ordering approach. In: Proceedings of 17th ACM Conference on Languages, Compilers, Tools, and Theory for Embedded Systems, LCTES 2016, pp. 21\u201330. ACM, New York (2016)","DOI":"10.1145\/2907950.2907959"},{"key":"35_CR9","unstructured":"Nobre, R., Reis, L., Cardoso, J.M.P.: Compiler phase ordering as an orthogonal approach for reducing energy consumption. In: Proceedings of the 19th Workshop on Compilers for Parallel Computing, CPC 2016 (2016)"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Grauer-Gray, S., et al.: Auto-tuning a high-level language targeted to GPU codes. In: Proceedings of Innovative Parallel Computing (InPar 2012) (2012)","DOI":"10.1109\/InPar.2012.6339595"},{"issue":"4","key":"35_CR11","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1145\/2400682.2400715","volume":"9","author":"S Purini","year":"2013","unstructured":"Purini, S., Jain, L.: Finding good optimization sequences covering program space. ACM Trans. Archit. Code Optim. 9(4), 23 (2013). Article 56","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"35_CR12","unstructured":"Parallel Thread Execution ISA Version 5.0. CUDA toolkit documentation. http:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/index.html"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2017: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-75178-8_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T01:05:59Z","timestamp":1644282359000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-75178-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319751771","9783319751788"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-75178-8_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"8 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santiago de Compostela","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 August 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/europar2017.usc.es","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}