{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:27:19Z","timestamp":1742912839024,"version":"3.40.3"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_36","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T04:52:40Z","timestamp":1523076760000},"page":"446-458","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Rapid Prototyping and Verification of Hardware Modules Generated Using\u00a0HLS"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7641-4643","authenticated-orcid":false,"given":"Juli\u00e1n","family":"Caba","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4688-8650","authenticated-orcid":false,"given":"Fernando","family":"Rinc\u00f3n","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9983-4739","authenticated-orcid":false,"given":"Julio","family":"Dondo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7372-1568","authenticated-orcid":false,"given":"Juan Carlos","family":"L\u00f3pez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., et al.: From software to accelerators with LegUp high-level synthesis. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems (2013)","key":"36_CR1","DOI":"10.1109\/CASES.2013.6662524"},{"doi-asserted-by":"crossref","unstructured":"Cong, J., Liu, B., et al.: High-level synthesis for FPGAs: from prototyping to deployment. Comput.-Aided Des. Integr. Circuits Systems (2011)","key":"36_CR2","DOI":"10.1109\/TCAD.2011.2110592"},{"doi-asserted-by":"publisher","unstructured":"Gong, L., Diessel, O.: Functional Verification of Dynamically Reconfigurable FPGA-Based Systems. Springer, Heidelberg (2015). \n                      https:\/\/doi.org\/10.1007\/978-3-319-06838-1","key":"36_CR3","DOI":"10.1007\/978-3-319-06838-1"},{"unstructured":"Hoffman, H.: Non-regression test automation. In: PNSQC (2008)","key":"36_CR4"},{"doi-asserted-by":"crossref","unstructured":"Podivinsky, J., Simkova, M., Cekan, O., Kotasek, Z.: FPGA prototyping and accelerated verification of ASIPs. In: International Symposium on Design and Diagnostics of Electronic Circuits Systems (2015)","key":"36_CR5","DOI":"10.1109\/DDECS.2015.33"},{"doi-asserted-by":"crossref","unstructured":"Yun, Y.N., Kim, J.B., Kim, N.D., Min, B.: Beyond UVM for practical SoC verification. In: International SoC Design Conference (2011)","key":"36_CR6","DOI":"10.1109\/ISOCC.2011.6138671"},{"unstructured":"Edelman, R., Ardeishar, R.: UVM SchmooVM - I want my c tests!. In: Design and Verification Conference and Exhibition (2014)","key":"36_CR7"},{"unstructured":"Accellera Organization: Standard Universal Verification Methodology Class Reference Manual, Release 1.1, Accellera (2011)","key":"36_CR8"},{"doi-asserted-by":"crossref","unstructured":"De Luna, L., Zalewski, Z.: FPGA level in-hardware verification for DO-254 compilance. In: Digital Avionics Systems Conference (DASC) (2011)","key":"36_CR9","DOI":"10.1109\/DASC.2011.6096130"},{"doi-asserted-by":"crossref","unstructured":"Iskander, Y., Craven, S., et al.: Using partial reconfiguration and high-level models to accelerate FPGA design validation. In: International Conference on Field-Programmable Technology (2010)","key":"36_CR10","DOI":"10.1109\/FPT.2010.5681432"},{"doi-asserted-by":"crossref","unstructured":"Wicaksana, A., Prost-Boucle, A., et al.: On-board non-regression test of HLS tools targeting FPGA. In: International Symposium on Rapid System Prototyping (2016)","key":"36_CR11","DOI":"10.1145\/2990299.2990307"},{"doi-asserted-by":"crossref","unstructured":"Hadjis, S., Canis, A., et al.: Profiling-driven multi-cycling in FPGA high-level synthesis. In: Design, Automation, Test in Europe (2015)","key":"36_CR12","DOI":"10.7873\/DATE.2015.0512"},{"doi-asserted-by":"crossref","unstructured":"Zheng, H., Gurumani, S.T., Yang, L., Chen, D., Rupnow, K.: High-level synthesis with behavioral level multi-cycle path analysis. In: FPL 2013 (2013)","key":"36_CR13","DOI":"10.1109\/FPL.2013.6645541"},{"unstructured":"Karlesky, M., VanderVoord, M., Williams, G.: A simple Unit Test Framework for Embedded C. Unity","key":"36_CR14"},{"unstructured":"Xilinx Inc.: Vivado Design Suite User Guide: High-Level Synthesis. Xilinx (2014)","key":"36_CR15"},{"unstructured":"AVNET: ZedBoard: Hardware User\u2019s Guide, AVNET (2014)","key":"36_CR16"},{"unstructured":"Kao, C.: Benefits of partial reconfiguration. Xcell J. Fourth Quart. 65\u201367 (2005)","key":"36_CR17"},{"unstructured":"https:\/\/zeroc.com\/","key":"36_CR18"},{"unstructured":"Dalal, N., Triggs, B.: Histograms of oriented gradients for human detection. In: Computer Vision and Pattern Recognition (CVPR) (2005)","key":"36_CR19"},{"doi-asserted-by":"crossref","unstructured":"Hubner, M., Gohringer, D., et al.: Fast dynamic and partial reconfiguration Data Path with low Hardware overhead on Xilinx FPGAs. In: International Symposium on Parallel & Distributed Processing, Workshops and PHd Forum (2010)","key":"36_CR20","DOI":"10.1109\/IPDPSW.2010.5470736"},{"doi-asserted-by":"publisher","unstructured":"Manet, P., Maufroid, D., et al.: An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J. Embedded Syst. 2008. \n                      https:\/\/doi.org\/10.1155\/2008\/367860","key":"36_CR21","DOI":"10.1155\/2008\/367860"},{"doi-asserted-by":"crossref","unstructured":"Vipin, K., Fahmy, S.: A high speed open source controller for FPGA partial reconfiguration. In: International Conference on Field-Programmable Technology (2012)","key":"36_CR22","DOI":"10.1109\/FPT.2012.6412113"},{"doi-asserted-by":"crossref","unstructured":"Tarrillo, J., Escobar, F.A., Lima, F., Valderrama, C.: Dynamic partial reconfiguration manager. In: Latin American Symposium on Circuits and Systems (2014)","key":"36_CR23","DOI":"10.1109\/LASCAS.2014.6820293"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T03:40:07Z","timestamp":1558323607000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"8 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santorini","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 May 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 May 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arc2018.esda-lab.cied.teiwest.gr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}