{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:33Z","timestamp":1759147293177},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540223771"},{"type":"electronic","value":"9783540277767"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27776-7_24","type":"book-chapter","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T17:33:28Z","timestamp":1294680808000},"page":"224-233","source":"Crossref","is-referenced-by-count":9,"title":["Modeling Loop Unrolling: Approaches and Open Issues"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Pedro C.","family":"Diniz","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"24_CR1","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1023\/A:1013623303037","volume":"21","author":"W. B\u00f6hm","year":"2002","unstructured":"B\u00f6hm, W., et al.: Mapping a Single Assignment Programming Language to Reconfigurable Systems. The Journal of Supercomputing\u00a021(2), 117\u2013130 (2002)","journal-title":"The Journal of Supercomputing"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Triantafyllis, S., et al.: Compiler Optimization-Space Exploration. In: Proc. of Int\u2019l Symposium on Code Generation and Optimization (CGO 2003), San Francisco, CA, USA (2003)","DOI":"10.1109\/CGO.2003.1191546"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"So, B., Hall, M., Diniz, P.: A Compiler Approach to Fast Hardware Design Space Exploration for FPGA Systems. In: Proc. of ACM Conference on Programming Language Design and Implementation (PLDI 2002), Berlin, Germany, June 17-19 (2002)","DOI":"10.1145\/512529.512550"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"So, B., Diniz, P., Hall, M.: Using Estimates from Behavioral Synthesis Tools in Compiler- Directed Design Space Exploration. In: Proc. of Design Automation Conference (DAC 2003) (June 2003)","DOI":"10.1145\/775832.775963"},{"key":"24_CR5","unstructured":"PACT XPP Technologies, Inc.:The XPP White Paper .Release 2.1.1 (March 2002)"},{"key":"24_CR6","unstructured":"Cardoso, J., Diniz, P., Weinhardt, M.: Compilation for Reconfigurable Computing Platforms: Comments on Techniques and Current Status. INESC-ID Technical Report, RT\/009\/ (October 2003)"},{"issue":"2","key":"24_CR7","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1023\/A:1008141305507","volume":"24","author":"M. Gokhale","year":"2000","unstructured":"Gokhale, M., Stone, J.M., Gomersall, E.: Co-synthesis to a hybrid RISC\/FPGA architecture. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology\u00a024(2), 165\u2013180 (2000)","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"key":"24_CR8","unstructured":"Annapolis Micro Systems Inc.: WildStar Reconfigurable Computing Engines. User\u2019s Manual R3.3 (1999)"},{"issue":"4","key":"24_CR9","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S. Goldstein","year":"2000","unstructured":"Goldstein, S., et al.: PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer\u00a033(4), 70\u201377 (2000)","journal-title":"IEEE Computer"},{"key":"24_CR10","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley, Reading (1996)"},{"key":"24_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1007\/3-540-46117-5_89","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"J. Cardoso","year":"2002","unstructured":"Cardoso, J., Weinhardt, M.: XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 864\u2013874. Springer, Heidelberg (2002)"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Nayak, A., et al.: Accurate Area and Delay Estimators for FPGAs. In: Proc. Design Automation and Test in Europe (DATE 2002), Paris, France, March 2002,pp. 862-869 (2002)","DOI":"10.1109\/DATE.2002.998400"},{"key":"24_CR13","series-title":"Lecture Notes in Computer Science","volume-title":"Field Programmable Logic and Application","author":"J. Park","year":"2003","unstructured":"Park, J., Diniz, P., Raghunathan, S.: Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, Springer, Heidelberg (2003)"},{"key":"24_CR14","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1109\/ISPAN.1997.645123","volume-title":"Proc. of Int\u2019l Symposium on Parallel Architectures, Algorithms and Networks (ISPAN 1997)","author":"A. Koseki","year":"1997","unstructured":"Koseki, A., Komatsu, H., Fukazawa, Y.: A Method for Estimating Optimal Unrolling Times for Nested Loops. In: Proc. of Int\u2019l Symposium on Parallel Architectures, Algorithms and Networks (ISPAN 1997), Taipei, Taiwan, pp. 376\u2013382. IEEE CS Press, Los Alamitos (1997)"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Zhao, M., Childers, B.R., Soffa, M.L.: Predicting the impact of optimizations for embedded systems. In: ACM SIGPLAN Symposium on Languages, Compilers, and Tools for Embedded Systems (LCTES 2003), San Diego, CA, USA (June 2003)","DOI":"10.1145\/780732.780734"},{"key":"24_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1007\/978-3-540-45234-8_33","volume-title":"Field Programmable Logic and Application","author":"J. Liao","year":"2003","unstructured":"Liao, J., Wong, W.F., Tulika, M.: A Model for Hardware Realization of Kernel Loops. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 334\u2013344. Springer, Heidelberg (2003)"},{"key":"24_CR17","doi-asserted-by":"crossref","unstructured":"Cardoso, J.: Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms. In: Proc. of Reconfigurable Architecturesc Workshop (RAW 2003), Nice, France (April 2003)","DOI":"10.1109\/IPDPS.2003.1213335"},{"key":"24_CR18","volume-title":"Proc. of Int\u2019l Conference on Compiler Construction (CC 2004)","author":"B. So","year":"2004","unstructured":"So, B., Hall, M.: Increasing the Applicability of Scalar Replacement. In: Proc. of Int\u2019l Conference on Compiler Construction (CC 2004), ACM Press, New York (2004)"}],"container-title":["Lecture Notes in Computer Science","Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27776-7_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:24:48Z","timestamp":1620012288000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27776-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540223771","9783540277767"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27776-7_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}