{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:57Z","timestamp":1725524457168},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_15","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"146-155","source":"Crossref","is-referenced-by-count":1,"title":["A Study on CMOS Time Uncertainty with Technology Scaling"],"prefix":"10.1007","author":[{"given":"Monica","family":"Figueiredo","sequence":"first","affiliation":[]},{"given":"Rui L.","family":"Aguiar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"McNeill, J.: Jitter in Ring Oscillators, Ph.D Thesis, Boston University, Boston (1994)"},{"key":"15_CR2","unstructured":"Weigandt, T.C.: Low-Phase-Noise, Low-Timing-Jitter Design Techniques for Delay Cell Based VCOs and Frequency Synthesizers. Ph.D. Thesis, Berkeley (1998)"},{"key":"15_CR3","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/4.766813","volume":"34","author":"A. Hajimiri","year":"1999","unstructured":"Hajimiri, A., Limotyrakis, S., Lee, T.H.: Jitter and phase noise in ring oscillators. IEEE J. Solid-State Circuits\u00a034, 790\u2013804 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"15_CR4","doi-asserted-by":"publisher","first-page":"2404","DOI":"10.1109\/TCSI.2004.838240","volume":"51","author":"P. Heydari","year":"2004","unstructured":"Heydari, P.: Analysis of the PLL Jitter Due to Power\/Ground and Substrate Noise. IEEE Trans. on Circuits and Systems I.\u00a051, 2404\u20132416 (2004)","journal-title":"IEEE Trans. on Circuits and Systems I."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Mesgarzadeh, B., Hansson, M., Alvandpour, A.: Jitter Characteristic in Resonant Clock Distribution. In: 32nd European Solid-State Circuits Conf., pp. 464\u2013467 (2006)","DOI":"10.1109\/ESSCIR.2006.307481"},{"key":"15_CR6","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1109\/JSSC.1983.1052034","volume":"18","author":"A.A. Abidi","year":"1995","unstructured":"Abidi, A.A., Meyer, R.G.: Noise in Relaxation Oscillators. IEEE Journal of Solid State Circuits\u00a018, 794\u2013802 (1995)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"15_CR7","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1999","unstructured":"Sakurai, T., Newton, R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid State Circuits\u00a025, 584\u2013594 (1999)","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"8","key":"15_CR8","doi-asserted-by":"publisher","first-page":"1808","DOI":"10.1109\/JRPROC.1962.288221","volume":"50","author":"A. Ziel van der","year":"1962","unstructured":"van der Ziel, A.: Thermal Noise in Field-Effect Transistors. Proceedings of the IRE\u00a050(8), 1808\u20131812 (1962)","journal-title":"Proceedings of the IRE"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Figueiredo, M., Aguiar, R.L.: Predicting Noise and Jitter in CMOS Inverters. In: 3rd Conf. on Ph.D. Research in Microelectronics and Electronics, pp. 21\u201324 (2007)","DOI":"10.1109\/RME.2007.4401801"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Figueiredo, M., Aguiar, R.L.: Noise and Jitter in CMOS Digitally controlled Delay Lines. In: 33th Int. Conf. on Electronics, Circuits and Systems, pp. 1356\u20131359 (2006)","DOI":"10.1109\/ICECS.2006.379754"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Bolcato, P., Poujois, R.: A New approach for noise simulation in transient analysis. In: International Symposium on Circuits and Systems, pp. 887\u2013890 (1992)","DOI":"10.1109\/ISCAS.1992.230079"},{"key":"15_CR12","doi-asserted-by":"publisher","first-page":"461","DOI":"10.1109\/TVLSI.2003.812310","volume":"11","author":"L.H. Chen","year":"2003","unstructured":"Chen, L.H., Marek-Sadowska, M., Brewer, F.: Buffer Delay Change in the Presence of Power and Ground Noise. IEEE Trans. on VLSI.\u00a011, 461\u2013473 (2003)","journal-title":"IEEE Trans. on VLSI."},{"key":"15_CR13","unstructured":"M\u00e9ndez, M.A., Rubio, A., Gonz\u00e1lez, J.L.: An Approach to the Statistical Characterization of the Switching Noise. In: XVIII Conference on Design of Circuits and Integrated Systems. pp. 57\u201362 (2003)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T22:17:49Z","timestamp":1551737869000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}