{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:35Z","timestamp":1725544895790},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_34","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T12:47:19Z","timestamp":1265374039000},"page":"297-306","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates"],"prefix":"10.1007","author":[{"given":"Sidinei","family":"Ghissoni","sequence":"first","affiliation":[]},{"given":"Joao Batista","family":"dos Santos Martins","sequence":"additional","affiliation":[]},{"given":"Ricardo Augusto","family":"da Luz Reis","sequence":"additional","affiliation":[]},{"given":"Jose Carlos","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"34_CR1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits: A Design Perspective. Prentice-Hall, New Jersey (1996)"},{"unstructured":"PowerTheater - Low Power Design & Power Analysis For Nanometer System-on-Chip Design. Dispon\u00edvelem, \n                    \n                      http:\/\/www.sequencedesign.com\/2_solutions\/2b_power_theater.html","key":"34_CR2"},{"unstructured":"Xpower Data sheet, \n                    \n                      http:\/\/www.xilinx.com\/xlnx\/xebiz\/designResources","key":"34_CR3"},{"unstructured":"PrimePower Full-Chip Dynamic Power Analysis for Multimillion-Gate Designs Data sheet, \n                    \n                      http:\/\/www.synopsys.com\/galaxypower","key":"34_CR4"},{"unstructured":"Sentovich, E.M., et al.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Lab. University of California, Berkeley (1992)","key":"34_CR5"},{"unstructured":"Synopsys University Program, \n                    \n                      http:\/\/www.synopsys.com","key":"34_CR6"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T05:30:48Z","timestamp":1552368648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}