{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:23:16Z","timestamp":1740028996785,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":60,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642123450"},{"type":"electronic","value":"9783642123467"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12346-7_1","type":"book-chapter","created":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T07:09:15Z","timestamp":1271142555000},"page":"1-18","source":"Crossref","is-referenced-by-count":0,"title":["Introduction"],"prefix":"10.1007","author":[{"given":"Manuel F. M.","family":"Barros","sequence":"first","affiliation":[]},{"given":"Jorge M. C.","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Leenaerts, D., Gielen, G., Rutenbar, R.A.: CAD solutions and outstanding challenges for mixed-signal and RF IC design. In: Proc. IEEE\/ACM International Conference on Computer Aided Design, pp. 270\u2013277 (2001)","key":"1_CR1","DOI":"10.1109\/ICCAD.2001.968633"},{"key":"1_CR2","doi-asserted-by":"publisher","first-page":"360","DOI":"10.1109\/22.981287","volume":"50","author":"G. Gielen","year":"2002","unstructured":"Gielen, G.: Modeling and analysis techniques for system-level architectural design of telecom front-ends. IEEE Trans. Microwave Theory and Techniques\u00a050, 360\u2013368 (2002)","journal-title":"IEEE Trans. Microwave Theory and Techniques"},{"unstructured":"Lev, L., Razdan, R., Tice, C.: It\u2019s about time \u2013 Charting a course for unified verification. EETimes eeDesign News (2000), http:\/\/www.eetimes.com (Accessed March 2009)","key":"1_CR3"},{"unstructured":"Horta, N.C.: Analog and mixed-Signal IC design automation: Synthesis and optimization overview. In: Proc. 5th Conference on Telecommunications, Tomar, Portugal (2005)","key":"1_CR4"},{"key":"1_CR5","volume-title":"The Art of Analog Layout","author":"A. Hasting","year":"2001","unstructured":"Hasting, A.: The Art of Analog Layout. Prentice-Hall, Englewood Cliffs (2001)"},{"issue":"12","key":"1_CR6","doi-asserted-by":"publisher","first-page":"1825","DOI":"10.1109\/5.899053","volume":"88","author":"G. Gielen","year":"2000","unstructured":"Gielen, G., Rutenbar, R.A.: Computer-aided design of analog and mixed-signal integrated circuits. IEEE Proceedings\u00a088(12), 1825\u20131854 (2000)","journal-title":"IEEE Proceedings"},{"doi-asserted-by":"crossref","unstructured":"Sommer, R., Malcovati, P., Maloberti, F., Schwarz, P., Noessing, G., et al.: From system specification to layout: Seamless top-down design methods for analog and mixed-signal applications. In: Proc. Design Automation and Test in Europe Conference and Exhibition, pp. 884\u2013891 (2002)","key":"1_CR7","DOI":"10.1109\/DATE.2002.998405"},{"doi-asserted-by":"crossref","unstructured":"Chang, H., Sangiovanni-Vincentelli, A., et al.: A top-down, constraint-driven design methodology for analog integrated circuits. In: Proc. IEEE Custom Integrated Circuits Conference, pp. 841\u2013846 (1992)","key":"1_CR8","DOI":"10.1109\/CICC.1992.591162"},{"key":"1_CR9","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/43.370422","volume":"14","author":"C. Toumazou","year":"1995","unstructured":"Toumazou, C., Makris, C.: Analog IC design automation: Part I - Automated circuit generation: New concepts and methods. IEEE Trans. Computer-Aided Design\u00a014, 218\u2013238 (1995)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"1_CR10","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1007\/BF00713982","volume":"10","author":"S. Donnay","year":"1996","unstructured":"Donnay, S., et al.: Using top\u2013down CAD tools for mixed analog\/digital Asics: A practical design case. Kluwer Int. J. Analog Integrated Circuits Signal Processing\u00a010, 101\u2013117 (1996)","journal-title":"Kluwer Int. J. Analog Integrated Circuits Signal Processing"},{"unstructured":"Guilherme, J.: Architectures for high dynamic range CMOS pipelining analog to digital signal conversion. PhD dissertation, Dept. Electrical and Computer Engineering, Instituto Superior T\u00e9cnico, Lisboa, Portugal (2003)","key":"1_CR11"},{"key":"1_CR12","volume-title":"Reuse Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits","author":"R. Castro-Lopez","year":"2003","unstructured":"Castro-Lopez, R., Fernandez, F.V., Guerra-Vinuesa, O., Vazquez, A.: Reuse Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits. Springer, Heidelberg (2003)"},{"key":"1_CR13","volume-title":"A Framework for Designing Reusable Analog Circuits. PhD dissertation","author":"D. Liu","year":"2003","unstructured":"Liu, D.: A Framework for Designing Reusable Analog Circuits. PhD dissertation. Stanford University, Stanford (2003)"},{"issue":"2","key":"1_CR14","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TEVC.2004.841308","volume":"9","author":"T.R. Dastidar","year":"2005","unstructured":"Dastidar, T.R., Chakrabarti, P.P., Ray, P.: A synthesis system for analog circuits based on evolutionary search and topological reuse. IEEE Trans. Evolutionary Computation\u00a09(2), 211\u2013224 (2005)","journal-title":"IEEE Trans. Evolutionary Computation"},{"doi-asserted-by":"crossref","unstructured":"Gielen, G.: CAD tools for embedded analogue circuits in mixed signal integrated systems on chip. In: IEE Proc. Computers and Digital Technique, vol.\u00a0152(3), pp. 317\u2013332 (2005)","key":"1_CR15","DOI":"10.1049\/ip-cdt:20045116"},{"doi-asserted-by":"crossref","unstructured":"Chang, H., Malavasi, E., Sangiovanni-Vincentelli, A., Gray, P.R., et al.: A top-down, constraint driven design based generation of nbit interpolative current source D\/A converters. In: Proc. IEEE Custom Integrated Circuits Conference, pp. 369\u2013372 (1994)","key":"1_CR16","DOI":"10.1109\/CICC.1994.379700"},{"unstructured":"MATLAB, The language of technical computing. The MathWorks Inc. (1996)","key":"1_CR17"},{"unstructured":"Cadence Inc, SPECTRE simulator and other cadence products (2009), http:\/\/www.cadence.com\/products (Accessed March 2009)","key":"1_CR18"},{"unstructured":"Synopsys Inc, Products and solutions-HSIM, PowerMill, NanoSim (2009), http:\/\/www.synopsys.com (Accessed March 2009)","key":"1_CR19"},{"unstructured":"VHDL, IEEE standard VHDL language reference manual. IEEE Std 1076-2000 (2000)","key":"1_CR20"},{"key":"1_CR21","first-page":"1","volume":"1076","author":"VHDL-ALS","year":"2000","unstructured":"VHDL-ALS: IEEE standard VHDL analog and mixed-signal extensions reference manual. IEEE Std 1076.1 (2000)","journal-title":"IEEE Std"},{"unstructured":"Cadence Inc, Products: Composer, Virtuoso, DIVA, NeoCircuit, NeoCell, UltraSim, NcSim (2009), http:\/\/www.cadence.com (Accessed March 2009)","key":"1_CR22"},{"unstructured":"Mentor Graphics Corp, Products: Calibre (2009), http:\/\/www.mentor.com\/products (Accessed March 2009)","key":"1_CR23"},{"unstructured":"Synopsys Inc, HSPICE simulator (2009), http:\/\/www.synopsys.com\/products\/mixedsignal (Accessed March 2009)","key":"1_CR24"},{"key":"1_CR25","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/43.31523","volume":"8","author":"F. El-Turky","year":"1989","unstructured":"El-Turky, F., Perry, E.: BLADES: An artificial intelligence approach to analog circuit design. IEEE Trans. Computer Aided Design\u00a08, 680\u2013692 (1989)","journal-title":"IEEE Trans. Computer Aided Design"},{"key":"1_CR26","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/BF00713977","volume":"10","author":"R. Harjani","year":"1996","unstructured":"Harjani, R., Shao, J.: Feasibility and performance region modeling of analog and digital circuits. Kluwer Int. J. Analog Integrated Circuits Signal Processing\u00a010, 23\u201343 (1996)","journal-title":"Kluwer Int. J. Analog Integrated Circuits Signal Processing"},{"doi-asserted-by":"crossref","unstructured":"Stehr, G., Graeb, H., Antreich, K.: Performance trade-off analysis of analog circuits by normal-boundary intersection. In: Proc. Design Automation Conference, pp. 958\u2013963 (2003)","key":"1_CR27","DOI":"10.1145\/775832.776073"},{"issue":"2","key":"1_CR28","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1109\/TCAD.2002.806598","volume":"22","author":"B. Smedt","year":"2003","unstructured":"Smedt, B., Gielen, G.: WATSON: Design space boundary exploration and model generation for analog and RFIC design. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a022(2), 213\u2013224 (2003)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"unstructured":"Smedt, B., Gielen, G.: HOLMES: Capturing the yield-optimized design space boundaries of analog and RF integrated circuits. In: Proc. of Design Automation and Test in Europe Conference and Exhibition, pp. 256\u2013261 (2003)","key":"1_CR29"},{"doi-asserted-by":"crossref","unstructured":"Kruiskamp, W., Leenaerts, D.: DARWIN: CMOS opamp synthesis by means of a genetic algorithm. In: Proc. ACM\/IEEE Design Automation Conference, pp. 550\u2013553 (1995)","key":"1_CR30","DOI":"10.1145\/217474.217566"},{"unstructured":"SPICE3 Berkerley, SPICE3 reference manual. University of Cincinnati (1993)","key":"1_CR31"},{"unstructured":"Hjalmarson, E.: Studies on design automation of analog circuits \u2013 the design flow. PhD dissertation, Institute of Technology, Link\u00f6pings University (2003)","key":"1_CR32"},{"key":"1_CR33","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/JSSC.1987.1052861","volume":"22","author":"M. Degrauwe","year":"1987","unstructured":"Degrauwe, M., et al.: IDAC: An interactive design tool for analog CMOS circuits. IEEE J. Solid-State Circuits\u00a022, 1106\u20131115 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"1_CR34","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R. Phelps","year":"2000","unstructured":"Phelps, R., Krasnicki, M., Rutenbar, R.A., Carley, L.R., Hellums, J.: ANACONDA: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a019(6), 703\u2013717 (2000)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Krasnicki, M., Phelps, R., Rutenbar, R.A., Carley, L.R.: MAELSTROM: Efficient simulation-based synthesis for custom analog cells. In: Proc. ACM\/IEEE Design Automation Conference, pp. 945\u2013950 (1999)","key":"1_CR35","DOI":"10.1145\/309847.310104"},{"doi-asserted-by":"crossref","unstructured":"Medeiro, F., et al.: A Statistical optimization-based approach for automated sizing of analog cells. In: Proc. ACM\/IEEE Int. Conf. Computer Aided Design, pp. 594\u2013597 (1994)","key":"1_CR36","DOI":"10.1109\/ICCAD.1994.629881"},{"key":"1_CR37","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1002\/cta.4490230403","volume":"23","author":"G. Gielen","year":"1995","unstructured":"Gielen, G., et al.: An analog module generator for mixed analog\/digital ASIC design. Wiley Int. J. Circuit Theory Applications\u00a023, 269\u2013283 (1995)","journal-title":"Wiley Int. J. Circuit Theory Applications"},{"doi-asserted-by":"crossref","unstructured":"Hershenson, M., Boyd, S., Lee, T.: GPCAD: A tool for CMOS op-amp synthesis. In: Proc. IEEE\/ACM Int. Conf. Computer-Aided Design, pp. 296\u2013303 (1998)","key":"1_CR38","DOI":"10.1145\/288548.288628"},{"issue":"1","key":"1_CR39","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.905671","volume":"20","author":"M.M. Hershenson","year":"2001","unstructured":"Hershenson, M.M., Boyd, S.P., Lee, T.H.: Optimal design of a CMOS Op-Amp via geometric programming. IEEE Trans. Computer-Aided Design\u00a020(1), 1\u201321 (2001)","journal-title":"IEEE Trans. Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Horta, N.C., Franca, J.E.: High-Level data conversion synthesis by symbolic methods. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a04, pp. 802\u2013805 (1996)","key":"1_CR40","DOI":"10.1109\/ISCAS.1996.542146"},{"doi-asserted-by":"crossref","unstructured":"Horta, N.C.: Analogue and mixed-signal systems topologies exploration using symbolic methods. In: Proc. Analog Integrated Circuits and Signal Processing, vol.\u00a031(2), pp. 161\u2013176 (2002)","key":"1_CR41","DOI":"10.1023\/A:1015098112015"},{"issue":"2","key":"1_CR42","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/4.18603","volume":"24","author":"I. Rijmenants","year":"1989","unstructured":"Rijmenants, I., Schwarz, Y.R., Litsios, J.B., Zinszner, R.: ILAC: An automated layout tool for CMOS circuits. IEEE Journal of Solid-State Circuits\u00a024(2), 417\u2013425 (1989)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR43","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/4.75012","volume":"26","author":"J. Cohn","year":"1991","unstructured":"Cohn, J., Garrod, D., Rutenbar, R.A., Carley, L.R.: KOAN\/ANAGRAM II: New tools for device-level analog placement and routing. IEEE J. Solid-State Circuits\u00a026, 330\u2013342 (1991)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Carley, L., Georges, G., Rutenbar, R.A., Sansen, W.: Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies. In: Proc. Design Automation Conference, vol.\u00a033, pp. 298\u2013303 (1996)","key":"1_CR44","DOI":"10.1145\/240518.240573"},{"doi-asserted-by":"crossref","unstructured":"Cory, W.: Layla: A VLSI Layout Language. In: Proc. 22nd ACM\/IEEE Conference on Design Automation, pp. 245\u2013251 (1985)","key":"1_CR45","DOI":"10.1145\/317825.317866"},{"unstructured":"Zhang, L., Kleine, U.: A novel analog layout synthesis tool. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a05, pp. 101\u2013104 (2004)","key":"1_CR46"},{"doi-asserted-by":"crossref","unstructured":"Louren\u00e7o, N., Horta, N.C.: LAYGEN \u2013 An evolutionary approach to automatic analog IC layout generation. In: Proc. IEEE Conf. on Electronics, Circuits and System, Tunisia (2005)","key":"1_CR47","DOI":"10.1109\/ICECS.2005.4633414"},{"unstructured":"Louren\u00e7o, N., Vianello, M., Guilherme, J., Horta, N.C.: LAYGEN \u2013 Automatic layout generation of analog ICs from hierarchical template descriptions. In: Proc. IEEE Ph. D. Research in Microelectronics and Electronics, pp. 213\u2013216 (2006)","key":"1_CR48"},{"unstructured":"Cadence Inc. Products: Composer, Virtuoso, DIVA, NeoCircuit, NeoCell, UltraSim, NcSim (2009), http:\/\/www.cadence.com (Accessed March 2009)","key":"1_CR49"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., Horta, N.C.: Analog circuits optimization based on evolutionary computation techniques. Integration, the VLSI Journal, 136\u2013155 (2010)","key":"1_CR50","DOI":"10.1016\/j.vlsi.2009.09.001"},{"unstructured":"Barros, M., Guilherme, J., Horta, N.C.: Analog circuits and systems optimization based on evolutionary computation techniques. In: Proc. Xth Int. Workshop Symbolic & Numerical Methods, Modeling and Application to Circuit Design, pp. 68\u201373 (2008)","key":"1_CR51"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., Horta, N.C.: An evolutionary optimization kernel using a dynamic GA-SVM model applied to analog IC design. In: Proc. 18th European Conference on Circuit Theory and Design, vol.\u00a01, pp. 33\u201335 (2007)","key":"1_CR52","DOI":"10.1109\/ECCTD.2007.4529529"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., Horta, N.C.: GA-SVM feasibility model and optimization kernel applied to analog IC design automation. In: Proc. 17th ACM Great Lakes Symposium on VLSI, pp. 469\u2013472 (2007)","key":"1_CR53","DOI":"10.1145\/1228784.1228895"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., Horta, N.C.: GA-SVM optimization kernel applied to analog IC design automation. In: Proc. 13th IEEE International Conf. on Electronics, Circuits and Systems, pp. 486\u2013489 (2006)","key":"1_CR54","DOI":"10.1109\/ICECS.2006.379831"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Neves, G., Horta, N.C.: AIDA: Analog IC design automation based on a fully configurable design hierarchy and flow. In: Proc. 13th IEEE International Conf. on Electronics, Circuits and Systems, pp. 490\u2013493 (2006)","key":"1_CR55","DOI":"10.1109\/ICECS.2006.379832"},{"unstructured":"Barros, M., Neves, G., Guilherme, J., Horta, N.C.: An evolutionary optimization approach applied to analog circuit design. Poster presented at the 5th Conference on Telecommunications, Tomar, Portugal (2005)","key":"1_CR56"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., Horta, N.C.: An evolutionary optimization kernel with adaptive parameters applied to analog circuit design. In: Proc. International Symposium on Signals, Circuits and Systems, vol.\u00a02, pp. 545\u2013548 (2005)","key":"1_CR57","DOI":"10.1109\/ISSCS.2005.1511298"},{"unstructured":"Barros, M., Guilherme, J., Horta, N.C.: GENOM2: An enhanced evolutionary approach to automatic synthesis matching designers methodology. In: 3rd Ph.D. forum at the Design, Automation and Test in Europe Conference, Munich, Germany (2005)","key":"1_CR58"},{"unstructured":"Barros, M., Neves, G., Guilherme, J., Horta, N.C.: A distributed enhanced genetic algorithm kernel applied to a circuit\/level optimization E-Design environment. In: Proc. Design of Circuits and Integrated Systems, pp. 20\u201324 (2004)","key":"1_CR59"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Neves, G., Guilherme, J., Horta, N.C.: Enhanced genetic algorithm kernel applied to a circuit-level optimization E-Design environment. In: Proc. 10th IEEE International Conference on Electronics, Circuits and Systems, pp. 1046\u20131049 (2003)","key":"1_CR60","DOI":"10.1109\/ICECS.2003.1301689"}],"container-title":["Studies in Computational Intelligence","Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12346-7_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T23:23:52Z","timestamp":1740007432000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12346-7_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642123450","9783642123467"],"references-count":60,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12346-7_1","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"type":"print","value":"1860-949X"},{"type":"electronic","value":"1860-9503"}],"subject":[],"published":{"date-parts":[[2010]]}}}