{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:23:50Z","timestamp":1740029030465,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":70,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642123450"},{"type":"electronic","value":"9783642123467"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-12346-7_2","type":"book-chapter","created":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T07:09:15Z","timestamp":1271142555000},"page":"19-47","source":"Crossref","is-referenced-by-count":3,"title":["State-of-the-Art on Analog Design Automation"],"prefix":"10.1007","author":[{"given":"Manuel F. M.","family":"Barros","sequence":"first","affiliation":[]},{"given":"Jorge M. C.","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Horta, N.C.: Analog and mixed-Signal IC design automation: Synthesis and optimization overview. In: Proc. 5th Conference on Telecommunications, Tomar, Portugal (2005)","key":"2_CR1"},{"issue":"2","key":"2_CR2","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1016\/j.vlsi.2007.06.001","volume":"41","author":"E. Martens","year":"2007","unstructured":"Martens, E., Gielen, G.: Classification of analog synthesis tools based on their architecture selection mechanisms. Integration, the VLSI Journal\u00a041(2), 238\u2013252 (2007)","journal-title":"Integration, the VLSI Journal"},{"key":"2_CR3","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/JSSC.1987.1052861","volume":"22","author":"M. Degrauwe","year":"1987","unstructured":"Degrauwe, M., et al.: IDAC: An interactive design tool for analog CMOS circuits. IEEE J. Solid-State Circuits\u00a022, 1106\u20131115 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"unstructured":"Louren\u00e7o, N.: LAYGEN: Automatic layout generation of analog ICs, from a system to device level using both hierarchical template descriptions and intelligent computing techniques. Master thesis, Dept. Electrical and Computer Engineering, Instituto Superior T\u00e9cnico, Portugal (2007)","key":"2_CR4"},{"doi-asserted-by":"crossref","unstructured":"Horta, N.C., Franca, J.E.: High-Level data conversion synthesis by symbolic methods. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a04, pp. 802\u2013805 (1996)","key":"2_CR5","DOI":"10.1109\/ISCAS.1996.542146"},{"doi-asserted-by":"crossref","unstructured":"Horta, N.C.: Analogue and mixed-signal systems topologies exploration using symbolic methods. In: Proc. Analog Integrated Circuits and Signal Processing, vol.\u00a031(2), pp. 161\u2013176 (2002)","key":"2_CR6","DOI":"10.1023\/A:1015098112015"},{"key":"2_CR7","doi-asserted-by":"publisher","first-page":"1247","DOI":"10.1109\/43.44506","volume":"8","author":"R. Harjani","year":"1989","unstructured":"Harjani, R., Rutenbar, R.A., Carley, L.R.: OASYS: A framework for analog circuit synthesis. IEEE Trans. Computer-Aided Design\u00a08, 1247\u20131265 (1989)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"2_CR8","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/43.31523","volume":"8","author":"F. El-Turky","year":"1989","unstructured":"El-Turky, F., Perry, E.: BLADES: An artificial intelligence approach to analog circuit design. IEEE Trans. Computer-Aided Design\u00a08, 680\u2013692 (1989)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"2","key":"2_CR9","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/43.46777","volume":"9","author":"H.Y. Koh","year":"1990","unstructured":"Koh, H.Y., Sequin, C.H., Gray, P.R.: OPASYN: A compiler for CMOS operational amplifiers. IEEE Trans. Computer-Aided Design\u00a09(2), 113\u2013125 (1990)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"7","key":"2_CR10","doi-asserted-by":"publisher","first-page":"705","DOI":"10.1109\/43.503939","volume":"15","author":"A. Torralba","year":"1996","unstructured":"Torralba, A., Ch\u00e1vez, J., Franquelo, L.G.: FASY: A fuzzy-logic based tool for analog synthesis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a015(7), 705\u2013715 (1996)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR11","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1002\/cta.4490230403","volume":"23","author":"G. Gielen","year":"1995","unstructured":"Gielen, G., et al.: An analog module generator for mixed analog\/digital ASIC design. Wiley Int. J. Circuit Theory Applications\u00a023, 269\u2013283 (1995)","journal-title":"Wiley Int. J. Circuit Theory Applications"},{"doi-asserted-by":"crossref","unstructured":"Kruiskamp, W., Leenaerts, D.: DARWIN: CMOS opamp synthesis by means of a genetic algorithm. In: Proc. ACM\/IEEE Design Automation Conference, pp. 550\u2013553 (1995)","key":"2_CR12","DOI":"10.1145\/217474.217566"},{"doi-asserted-by":"crossref","unstructured":"Stehr, G., Pronath, M., Schenkel, F., Graeb, H., Antreich, K.: Initial sizing of analog integrated circuits by centering within topology given implicit specifications. In: Proc. IEEE International Conference on Computer-Aided Design, pp. 241\u2013246 (2003)","key":"2_CR13","DOI":"10.1109\/ICCAD.2003.159696"},{"issue":"10","key":"2_CR14","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1109\/43.662675","volume":"16","author":"N.C. Horta","year":"1997","unstructured":"Horta, N.C., Franca, J.E.: Algorithm-driven synthesis of data conversion architectures. IEEE Trans. Computer-Aided Design Integrated Circuits\u00a016(10), 1116\u20131135 (1997)","journal-title":"IEEE Trans. Computer-Aided Design Integrated Circuits"},{"key":"2_CR15","volume-title":"Structural synthesis and optimization of analog circuits symbolic analysis techniques","author":"A. Konczykowska","year":"1998","unstructured":"Konczykowska, A., Bon, M.: Structural synthesis and optimization of analog circuits symbolic analysis techniques. IEEE, Los Alamitos (1998)"},{"issue":"2","key":"2_CR16","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1109\/92.386223","volume":"3","author":"B.A. Antoa","year":"1995","unstructured":"Antoa, B.A., Brodersen, A.J.: ARCHGEN: Automated synthesis of analog systems. IEEE Trans. VLSI Systems\u00a03(2), 231\u2013244 (1995)","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"3","key":"2_CR17","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/4235.788491","volume":"3","author":"J.D. Lohn","year":"1999","unstructured":"Lohn, J.D., Colombano, S.P.: A circuit representation technique for automated circuit design. IEEE Trans. Evolutionary Computation\u00a03(3), 205\u2013219 (1999)","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"2","key":"2_CR18","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/4235.687879","volume":"1","author":"J.R. Koza","year":"1997","unstructured":"Koza, J.R., Bennett, F.H., Andre, D., Keane, M.A., Dunlap, F.: Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Trans. Evolutionary Computation\u00a01(2), 109\u2013128 (1997)","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"11","key":"2_CR19","doi-asserted-by":"publisher","first-page":"1237","DOI":"10.1109\/TCAD.2002.804109","volume":"21","author":"T. Sripramong","year":"2002","unstructured":"Sripramong, T., Toumazou, C.: The invention of CMOS amplifiers using genetic programming and current-flow analysis. IEEE Trans. Comput. Aided Design Integrated Circuits\u00a021(11), 1237\u20131252 (2002)","journal-title":"IEEE Trans. Comput. Aided Design Integrated Circuits"},{"doi-asserted-by":"crossref","unstructured":"Leenaerts, D., Gielen, G., Rutenbar, R.A.: CAD solutions and outstanding challenges for mixed-signal and RF IC design. In: Proc. IEEE\/ACM International Conference on Computer Aided Design, pp. 270\u2013277 (2001)","key":"2_CR20","DOI":"10.1109\/ICCAD.2001.968633"},{"unstructured":"Aggarwal, V.: Analog circuit optimization using evolutionary algorithms and convex optimization. Master thesis, Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (2007) http:\/\/web.mit.edu\/varun_ag\/www\/msthesis.pdf (Accessed March 2009)","key":"2_CR21"},{"unstructured":"Kuhn, J.: Analog module generators for silicon compilation. In: Proc. VLSI System Design, pp. 75\u201380 (1987)","key":"2_CR22"},{"doi-asserted-by":"crossref","unstructured":"Wolf, M., Kleine, U., Hosticka, B.J.: A novel analog module generator environment. In: Proc. European Conference on Design and Test, pp. 388\u2013392 (1996)","key":"2_CR23","DOI":"10.1109\/EDTC.1996.494330"},{"key":"2_CR24","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1007\/978-1-4757-2233-8_15","volume-title":"Analog Circuit Design","author":"G. Beenker","year":"1993","unstructured":"Beenker, G., Conway, J., Schrooten, G., Slenter, A.: Analog CAD for consumer ICs. In: Huijsing, J., Plassche, R., Sansen, W. (eds.) Analog Circuit Design, pp. 347\u2013367. Kluwer Academic Publishers, Norwell (1993)"},{"key":"2_CR25","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/4.75012","volume":"26","author":"J. Cohn","year":"1991","unstructured":"Cohn, J., Garrod, D., Rutenbar, R.A., Carley, L.R.: KOAN\/ANAGRAM II: New tools for device-level analog placement and routing. IEEE J. Solid-State Circuits\u00a026, 330\u2013342 (1991)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Carley, L., Georges, G., Rutenbar, R.A., Sansen, W.: Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies. In: Proc. Design Automation Conference, vol.\u00a033, pp. 298\u2013303 (1996)","key":"2_CR26","DOI":"10.1145\/240518.240573"},{"key":"2_CR27","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/4.391116","volume":"30","author":"K. Lampaert","year":"1995","unstructured":"Lampaert, K., Gielen, G., Sansen, W.: A performance driven placement tool for analog integrated circuits. IEEE Journal of Solid-State Circuits\u00a030, 773\u2013780 (1995)","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Khademsameni, P., Syrzycki, M.: A tool for automated analog CMOS layout module generation and placement. In: Proc. IEEE Canadian Conference on Electrical and Computer Engineering, pp. 416\u2013421 (2002)","key":"2_CR28","DOI":"10.1109\/CCECE.2002.1015261"},{"doi-asserted-by":"crossref","unstructured":"Y\u0131lmaz, E., D\u00fcndar, G.: New Layout generator for analog CMOS circuits. In: Proc. 18th European Conference on Circuit Theory and Design, pp. 36\u201339 (2007)","key":"2_CR29","DOI":"10.1109\/ECCTD.2007.4529530"},{"doi-asserted-by":"crossref","unstructured":"Hartono, R., Jangkrajarng, N., Bhattacharya, S., Shi, C.: Automatic device layout generation for analog layout retargeting. In: Proc. International Conference on VLSI Design, vol.\u00a036, pp. 457\u2013462 (2005)","key":"2_CR30","DOI":"10.1109\/ICVD.2005.60"},{"key":"2_CR31","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-4501-6","volume-title":"Analog layout generation for performance and manufacturability","author":"K. Lampaert","year":"1999","unstructured":"Lampaert, K., Gielen, G., Sansen, W.: Analog layout generation for performance and manufacturability. Kluwer Academic Publishers, Dordrecht (1999)"},{"unstructured":"Jingnan, X., Vital, J., Horta, N.C.: A SKILLTM-based library for retargetable embedded analog cores. In: Proc. Design Automation and Test in Europe Conference and Exhibition, pp. 768\u2013769 (2001)","key":"2_CR32"},{"doi-asserted-by":"crossref","unstructured":"Jingnan, X., Serras, J., Oliveira, M., Belo, R., Bugalho, M., Vital, J., Horta, N.C., Franca, J.: IC design automation from circuit level optimization to retargetable layout. In: Proc. 8th IEEE International Conference on Electronics, Circuits and Systems, vol.\u00a01, pp. 95\u201398 (2001)","key":"2_CR33","DOI":"10.1109\/ICECS.2001.957682"},{"issue":"2","key":"2_CR34","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/4.18603","volume":"24","author":"I. Rijmenants","year":"1989","unstructured":"Rijmenants, I., Schwarz, Y.R., Litsios, J.B., Zinszner, R.: ILAC: An automated layout tool for CMOS circuits. IEEE Journal of Solid-State Circuits\u00a024(2), 417\u2013425 (1989)","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Louren\u00e7o, N., Horta, N.C.: LAYGEN \u2013 An evolutionary approach to automatic analog IC layout generation. In: Proc. IEEE Conf. on Electronics, Circuits and System, Tunisia (2005)","key":"2_CR35","DOI":"10.1109\/ICECS.2005.4633414"},{"unstructured":"Louren\u00e7o, N., Vianello, M., Guilherme, J., Horta, N.C.: LAYGEN \u2013 Automatic layout generation of analog ICs from hierarchical template descriptions. In: Proc. IEEE Ph. D. Research in Microelectronics and Electronics, pp. 213\u2013216 (2006)","key":"2_CR36"},{"doi-asserted-by":"crossref","unstructured":"Zhang, L., Kleine, U.: A genetic approach to analog module placement with simulated annealing. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a01, pp. 345\u2013348 (2002)","key":"2_CR37","DOI":"10.1109\/ISCAS.2002.1009848"},{"doi-asserted-by":"crossref","unstructured":"Handa, K., Kuga, S.: Polycell placement for analog LSI chip designs by genetic algorithms and tabu search. In: Proc. IEEE Conference on Evolutionary Computation, vol.\u00a02, pp. 716\u2013721 (1995)","key":"2_CR38","DOI":"10.1109\/ICEC.1995.487473"},{"unstructured":"Zhang, L., Kleine, U.: A novel analog layout synthesis tool. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a05, pp. 101\u2013104 (2004)","key":"2_CR39"},{"issue":"4","key":"2_CR40","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1016\/j.vlsi.2003.08.004","volume":"36","author":"N. Jangkrajarng","year":"2003","unstructured":"Jangkrajarng, N., Bhattacharya, S., Hartono, R., Shi, C.J.: IPRAIL: Intellectual property reuse based analog IC layout automation. Integration, the VLSI Journal\u00a036(4), 237\u2013262 (2003)","journal-title":"Integration, the VLSI Journal"},{"key":"2_CR41","volume-title":"Reuse Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits","author":"R. Castro-Lopez","year":"2003","unstructured":"Castro-Lopez, R., Fernandez, F.V., Guerra-Vinuesa, O., Vazquez, A.: Reuse Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits. Springer, Heidelberg (2003)"},{"doi-asserted-by":"crossref","unstructured":"Cory, W.: Layla: A VLSI Layout Language. In: Proc. 22nd ACM\/IEEE Conference on Design Automation, pp. 245\u2013251 (1985)","key":"2_CR42","DOI":"10.1145\/317825.317866"},{"issue":"4","key":"2_CR43","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/43.3185","volume":"7","author":"W. Nye","year":"1998","unstructured":"Nye, W., Riley, D.C., Sangiovanni-Vincentelli, A., Tits, A.L.: DELIGHT.SPICE: An optimization-based system for the design of integrated circuits. IEEE Trans. Computer-Aided Design\u00a07(4), 501\u2013519 (1998)","journal-title":"IEEE Trans. Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Leme, C., Horta, N.C., Franca, J.E., Yufera, A., Rueda, A., Huertas, J.L., et al.: Flexible silicon compilation of charge redistribution data conversion systems. In: Proc. IEEE Midwest Symposium on Circuits and Systems, pp. 403\u2013406 (1991)","key":"2_CR44","DOI":"10.1109\/MWSCAS.1991.252182"},{"doi-asserted-by":"crossref","unstructured":"Horta, N.C., Franca, J.E., Leme, C.A.: Framework for architecture synthesis of data conversion systems employing binary-weighted capacitor arrays. In: Proc. IEEE Int. Symposium on Circuits and Systems, pp. 1789\u20131792 (1991)","key":"2_CR45","DOI":"10.1109\/ISCAS.1991.176751"},{"issue":"11","key":"2_CR46","doi-asserted-by":"publisher","first-page":"1402","DOI":"10.1109\/43.177403","volume":"11","author":"J.P. Harvey","year":"1992","unstructured":"Harvey, J.P., Elmasry, M.I., Leung, B.: STAIC: An interactive framework for synthesizing CMOS and BICMOS analog circuits. IEEE Trans. Computer-Aided Design\u00a011(11), 1402\u20131417 (1992)","journal-title":"IEEE Trans. Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Maulik, P.C., Carley, L.R.: Automating analog circuit design using constrained optimization techniques. In: Proc. IEEE Int. Conf. Computer-Aided Design, pp. 390\u2013393 (1991)","key":"2_CR47","DOI":"10.1109\/ICCAD.1991.185284"},{"issue":"3","key":"2_CR48","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/43.489099","volume":"15","author":"E.S. Ochotta","year":"1996","unstructured":"Ochotta, E.S., Rutenbar, R.A., Carley, L.R.: Synthesis of high-performance analog circuits in ASTRX\/OBLX. IEEE Trans. Computer- Aided Design\u00a015(3), 273\u2013294 (1996)","journal-title":"IEEE Trans. Computer- Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Hershenson, M., Boyd, S., Lee, T.: GPCAD: A tool for CMOS op-amp synthesis. In: Proc. IEEE\/ACM Int. Conf. Computer-Aided Design, pp. 296\u2013303 (1998)","key":"2_CR49","DOI":"10.1145\/288548.288628"},{"issue":"1","key":"2_CR50","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.905671","volume":"20","author":"M.M. Hershenson","year":"2001","unstructured":"Hershenson, M.M., Boyd, S.P., Lee, T.H.: Optimal design of a CMOS Op-Amp via geometric programming. IEEE Trans. Computer-Aided Design\u00a020(1), 1\u201321 (2001)","journal-title":"IEEE Trans. Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Medeiro, F., Verdu, B.P., Vazquez, A.R., Huertas, J.L.: A vertically integrated tool for automated design of modulators. IEEE Journal of Solid-State Circuits\u00a030(7) (1995)","key":"2_CR51","DOI":"10.1109\/4.391115"},{"key":"2_CR52","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1109\/5.265355","volume":"82","author":"G. Gielen","year":"1994","unstructured":"Gielen, G., Wambacq, P., Sansen, W.: Symbolic analysis methods and applications for analog circuits: A tutorial overview. Proc. IEEE\u00a082, 287\u2013304 (1994)","journal-title":"Proc. IEEE"},{"key":"2_CR53","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/4.364450","volume":"30","author":"P. Wambacq","year":"1995","unstructured":"Wambacq, P., Fernandez, F.V., Gielen, G., Sansen, W., Rodriguez-Vazquez, A.: Efficient symbolic computation of approximated small signal characteristics. IEEE J. Solid-State Circuits\u00a030, 327\u2013330 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Daems, W., Gielen, G., Sansen, W.: An efficient optimization\u2013based technique to generate posynomial performance models for analog integrated circuits. In: Proc. 39th Design Automation Conference, pp. 431\u2013436 (2002)","key":"2_CR54","DOI":"10.1145\/513918.514029"},{"doi-asserted-by":"crossref","unstructured":"Medeiro, F., et al.: A Statistical optimization-based approach for automated sizing of analog cells. In: Proc. ACM\/IEEE Int. Conf. Computer-Aided Design, pp. 594\u2013597 (1994)","key":"2_CR55","DOI":"10.1109\/ICCAD.1994.629881"},{"issue":"6","key":"2_CR56","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R. Phelps","year":"2000","unstructured":"Phelps, R., Krasnicki, M., Rutenbar, R.A., Carley, L.R., Hellums, J.: ANACONDA: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a019(6), 703\u2013717 (2000)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Krasnicki, M., Phelps, R., Rutenbar, R.A., Carley, L.R.: MAELSTROM: Efficient simulation-based synthesis for custom analog cells. In: Proc. ACM\/IEEE Design Automation Conference, pp. 945\u2013950 (1999)","key":"2_CR57","DOI":"10.1145\/309847.310104"},{"doi-asserted-by":"crossref","unstructured":"Liu, H., Singhee, A., Rutenbar, R.A., Carley, L.: Remembrance of circuits past: Macromodeling by data mining in large analog design spaces. In: Proc. Design Automation Conference, pp. 437\u2013442 (2002)","key":"2_CR58","DOI":"10.1145\/513918.514030"},{"issue":"3","key":"2_CR59","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/TEVC.2003.808914","volume":"7","author":"G. Alpaydin","year":"2003","unstructured":"Alpaydin, G., Balkir, S., Dundar, G.: An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Trans on Evol. Computation\u00a07(3), 240\u2013252 (2003)","journal-title":"IEEE Trans on Evol. Computation"},{"doi-asserted-by":"crossref","unstructured":"Bernardinis, F., Jordan, M.I., Sangiovanni-Vincentelli, A.: Support vector machines for analog circuit performance representation. In: Proc. Design Automation Conference, pp. 964\u2013969 (2003)","key":"2_CR60","DOI":"10.1145\/775832.776074"},{"unstructured":"Wolfe, G.A.: Performance macro-modeling techniques for fast analog circuit synthesis. Ph.D. dissertation, Dept. of Electrical and Computer Engineering and Computer Science, College of Engineering, University of Cincinnati, USA (1999)","key":"2_CR61"},{"unstructured":"Synopsys Inc.: Products and solutions-HSIM, PowerMill, NanoSim (2009), http:\/\/www.synopsys.com (Accessed March 2009)","key":"2_CR62"},{"unstructured":"EEDesign, Synopsys acquires ADA for analog boost (2009), http:\/\/www.eetimes.com\/ (Accessed March 2009)","key":"2_CR63"},{"unstructured":"Synopsys Inc.: Circuit Explorer - analysis, optimization & trade-off (2009), http:\/\/www.synopsys.com (Accessed March 2009)","key":"2_CR64"},{"unstructured":"Cadence Inc, Products: Composer, Virtuoso, DIVA, NeoCircuit, NeoCell, UltraSim, NcSim (2009), http:\/\/www.cadence.com (Accessed March 2009)","key":"2_CR65"},{"key":"2_CR66","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/43.370422","volume":"14","author":"C. Toumazou","year":"1995","unstructured":"Toumazou, C., Makris, C.: Analog IC design automation: Part I - Automated circuit generation: New concepts and methods. IEEE Trans. Computer-Aided Design\u00a014, 218\u2013238 (1995)","journal-title":"IEEE Trans. Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Makris, C., Toumazou, C.: ISAID: Qualitative reasoning and trade-off analysis in analog IC design automation. In: Proc. IEEE Int. Symposium on Circuits and Systems, pp. 2364\u20132367 (1992)","key":"2_CR67","DOI":"10.1109\/ISCAS.1992.230543"},{"doi-asserted-by":"crossref","unstructured":"Toumazou, C., Makris, C.A., Berrah, C.M.: ISAID - a methodology for automated analog IC design. In: Proc. IEEE Int. Symposium on Circuits and Systems, vol.\u00a01, pp. 531\u2013535 (1990)","key":"2_CR68","DOI":"10.1109\/ISCAS.1990.112108"},{"doi-asserted-by":"crossref","unstructured":"Barros, M., Neves, G., Guilherme, J., Horta, N.C.: Enhanced genetic algorithm kernel applied to a circuit-level optimization E-Design environment. In: Proc. 10th IEEE International Conference on Electronics, Circuits and Systems, pp. 1046\u20131049 (2003)","key":"2_CR69","DOI":"10.1109\/ICECS.2003.1301689"},{"issue":"1","key":"2_CR70","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1016\/j.vlsi.2009.09.001","volume":"43","author":"M. Barros","year":"2010","unstructured":"Barros, M., Neves, G., Guilherme, J., Horta, N.C.: Analog Circuits Optimization based on Evolutionary Computation Techniques. Integration, the VLSI Journal\u00a043(1), 136\u2013155 (2010)","journal-title":"Integration, the VLSI Journal"}],"container-title":["Studies in Computational Intelligence","Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-12346-7_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T23:23:44Z","timestamp":1740007424000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-12346-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642123450","9783642123467"],"references-count":70,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-12346-7_2","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"type":"print","value":"1860-949X"},{"type":"electronic","value":"1860-9503"}],"subject":[],"published":{"date-parts":[[2010]]}}}