{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:31:19Z","timestamp":1725575479288},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642180224"},{"type":"electronic","value":"9783642180231"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-18023-1_8","type":"book-chapter","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T02:16:54Z","timestamp":1295230614000},"page":"322-344","source":"Crossref","is-referenced-by-count":0,"title":["Code Transformations for Embedded Reconfigurable Computing Architectures"],"prefix":"10.1007","author":[{"given":"Pedro C.","family":"Diniz","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Hauck, S., DeHon, A.: Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann\/Elsevier (2008)"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Kuon, I., Tessier, R., Rose, J.: FPGA Architecture: Survey and Challenges, in Foundations and Trends in Electronic Design Automation, pp. 135\u2013253 (2008)","DOI":"10.1561\/1000000005"},{"issue":"2","key":"8_CR3","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/MC.2008.65","volume":"41","author":"T. El-Ghazawi","year":"2008","unstructured":"El-Ghazawi, T., et al.: The Promise of High-Performance Reconfigurable Computing. Computer\u00a041(2), 69\u201376 (2008)","journal-title":"Computer"},{"key":"8_CR4","volume-title":"Compilation Techniques for Reconfigurable Architectures","author":"J.M.P. Cardoso","year":"2008","unstructured":"Cardoso, J.M.P., Diniz, P.C.: Compilation Techniques for Reconfigurable Architectures. Springer, Heidelberg (2008)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P., Diniz, P.C., Weinhardt, M.: Compiling for Reconfigurable Computing: A Survey. ACM Computing Surveys (CSUR)\u00a042(4) (2010)","DOI":"10.1145\/1749603.1749604"},{"issue":"2","key":"8_CR6","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/40.848473","volume":"20","author":"R. Gonzalez","year":"2000","unstructured":"Gonzalez, R.: Xtensa: a configurable and extensible processor. IEEE Micro.\u00a020(2), 60\u201370 (2000)","journal-title":"IEEE Micro."},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High-level Synthesis: Introduction to Chip and System Design","author":"D. Gajski","year":"1992","unstructured":"Gajski, D., et al.: High-level Synthesis: Introduction to Chip and System Design, p. 359. Kluwer Academic Publishers, Dordrecht (1992)"},{"key":"8_CR8","first-page":"856","volume-title":"Advanced Compiler Design and Implementation","author":"S. Muchnick","year":"1997","unstructured":"Muchnick, S.: Advanced Compiler Design and Implementation, p. 856. Morgan Kaufmann Publishers Inc., San Francisco (1997)"},{"key":"8_CR9","unstructured":"Wolfe, M.: High Performance Compilers for Parallel Computing. In: Carter, S., Leda, O. (eds.), p. 570. Addison-Wesley Longman Publishing Co., Inc., Amsterdam (1995)"},{"key":"8_CR10","volume-title":"Compilers: Principles, Techniques, and Tools","author":"A. Aho","year":"2006","unstructured":"Aho, A., et al.: Compilers: Principles, Techniques, and Tools, 2nd edn. Addison Wesley, Reading (2006)","edition":"2"},{"key":"8_CR11","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. Micheli","year":"1994","unstructured":"Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw Hill, New York (1994)"},{"issue":"3","key":"8_CR12","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"A. Vicki","year":"1995","unstructured":"Vicki, A., et al.: Software pipelining. ACM Computing Surveys (CSUR)\u00a027(3), 367\u2013432 (1995)","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"8_CR13","volume-title":"IEEE\/ACM Intl. Conf. on Computer-Aided Design (ICCAD 2001)","author":"M. Haldar","year":"2001","unstructured":"Haldar, M., et al.: A System for Synthesizing Optimized FPGA Hardware from MATLAB. In: IEEE\/ACM Intl. Conf. on Computer-Aided Design (ICCAD 2001). IEEE Press, San Jose (2001)"},{"issue":"2","key":"8_CR14","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1023\/A:1008141305507","volume":"24","author":"M. Gokhale","year":"2000","unstructured":"Gokhale, M., Stone, J., Gomersall, E.: Co-Synthesis to a Hybrid RISC\/FPGA Architecture. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology\u00a024(2), 165\u2013180 (2000)","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"key":"8_CR15","volume-title":"10th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM 2002)","author":"H. Ziegler","year":"2002","unstructured":"Ziegler, H., et al.: Coarse-Grain Pipelining on Multiple FPGA Architectures. In: 10th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM 2002). IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"8_CR16","volume-title":"Proc. of the 15th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM 2007)","author":"R. Rodrigues","year":"2007","unstructured":"Rodrigues, R., Cardoso, J.M.P., Diniz, P.C.: A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops. In: Proc. of the 15th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM 2007). IEEE Computer Society Press, Los Alamitos (2007)"},{"issue":"6","key":"8_CR17","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"K. Purna","year":"1999","unstructured":"Purna, K., Bhatia, D.: Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. IEEE Trans. on Computers\u00a048(6), 579\u2013590 (1999)","journal-title":"IEEE Trans. on Computers"},{"key":"8_CR18","volume-title":"Proc. 5th Reconfigurable Architectures Workshop (RAW 1998)","author":"I. Ouaiss","year":"1998","unstructured":"Ouaiss, I., et al.: An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. In: Proc. 5th Reconfigurable Architectures Workshop (RAW 1998). Springer, Orlando (1998)"},{"key":"8_CR19","volume-title":"IFIP TC10\/WG10.5 Tenth Intl. Conf. on Very Large Scale Integration (VLSI 1999)","author":"J.M.P. Cardoso","year":"2000","unstructured":"Cardoso, J.M.P., Neto, H.C.: An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs. In: IFIP TC10\/WG10.5 Tenth Intl. Conf. on Very Large Scale Integration (VLSI 1999). Kluwer Academic Publishers, Lisbon (2000)"},{"issue":"10","key":"8_CR20","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/TC.2003.1234532","volume":"52","author":"J.M.P. Cardoso","year":"2003","unstructured":"Cardoso, J.M.P.: On Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures. IEEE Trans. on Computers\u00a052(10), 1362\u20131375 (2003)","journal-title":"IEEE Trans. on Computers"},{"key":"8_CR21","volume-title":"SPIE Photonics East Conference","author":"A. Pandey","year":"1999","unstructured":"Pandey, A., Vemuri, R.: Combined Temporal Partitioning and Scheduling for Reconfigurable Architectures. In: SPIE Photonics East Conference. SPIE - The International Society for Optical Engineering, Boston (1999)"},{"issue":"3","key":"8_CR22","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1109\/5.558708","volume":"85","author":"G. Micheli De","year":"1997","unstructured":"De Micheli, G., Gupta, R.: Hardware\/Software Co-Design. Procedings of the IEEE\u00a085(3), 349\u2013365 (1997)","journal-title":"Procedings of the IEEE"},{"key":"8_CR23","volume-title":"Proc. of the 2001 IEEE\/ACM Intl. Conf. on Computer-Aided Design (ICCAD 2001)","author":"R. Kastner","year":"2001","unstructured":"Kastner, R., et al.: Instruction generation for hybrid reconfigurable systems. In: Proc. of the 2001 IEEE\/ACM Intl. Conf. on Computer-Aided Design (ICCAD 2001). IEEE Press, San Jose (2001)"},{"key":"8_CR24","volume-title":"Proc. of the 40th ACM\/IEEE Design Automation Conf. (DAC 2003)","author":"K. Atasu","year":"2003","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: Proc. of the 40th ACM\/IEEE Design Automation Conf. (DAC 2003). ACM Press, Anaheim (2003)"},{"key":"8_CR25","volume-title":"Design, Automation and Test Conf. in Europe (DATE 2001)","author":"A. Nayak","year":"2001","unstructured":"Nayak, A., et al.: Precision and Error Analysis of MATLAB Applications During Automated Hardware Synthesis for FPGAs. In: Design, Automation and Test Conf. in Europe (DATE 2001). IEEE Press, Munich (2001)"},{"key":"8_CR26","volume-title":"Intl. Symp. on Code Generation and Optimization (CGO 2004)","author":"B. So","year":"2004","unstructured":"So, B., Hall, M., Ziegler, H.: Custom Data Layout for Memory Parallelism. In: Intl. Symp. on Code Generation and Optimization (CGO 2004). IEEE Computer Society Press, Palo Alto (2004)"},{"key":"8_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1007\/978-3-540-69330-7_5","volume-title":"Languages and Compilers for Parallel Computing","author":"H. Ziegler","year":"2006","unstructured":"Ziegler, H., Malusare, P., Diniz, P.: Array Replication to Increase Parallelism in Applications Mapped to Configurable Architectures. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.\u00a04339, pp. 62\u201375. Springer, Heidelberg (2006)"},{"key":"8_CR28","unstructured":"Cardoso, J.M.P., Fernandes, J., Monteiro, M.: Adding Aspect-Oriented Features to MATLAB. In: SPLAT! 2006, Software Engineering Properties of Languages and Aspect Technologies, a Workshop Affiliated with AOSD 2006, Germany (2006)"},{"key":"8_CR29","volume-title":"Generative Programming: Methods, Tools, and Applications","author":"K. Czarnecki","year":"2000","unstructured":"Czarnecki, K., Eisenecker, U.: Generative Programming: Methods, Tools, and Applications. Addison-Wesley Professional, Reading (June 16, 2000)"},{"issue":"3","key":"8_CR30","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1016\/j.scico.2006.04.002","volume":"61","author":"J. Cordy","year":"2006","unstructured":"Cordy, J.: The TXL Source Transformation Language. Science of Computer Prog.\u00a061(3), 190\u2013210 (2006)","journal-title":"Science of Computer Prog."},{"key":"8_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1007\/978-3-540-73449-9_5","volume-title":"Term Rewriting and Applications","author":"E. Balland","year":"2007","unstructured":"Balland, E., et al.: Tom: Piggybacking rewriting on java. In: Baader, F. (ed.) RTA 2007. LNCS, vol.\u00a04533, pp. 36\u201347. Springer, Heidelberg (2007)"},{"issue":"1-2","key":"8_CR32","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.scico.2007.11.003","volume":"72","author":"M. Bravenboer","year":"2008","unstructured":"Bravenboer, M., et al.: Stratego\/XT 0.17. A language and toolset for program transformation. Science of Computer Prog.\u00a072(1-2), 52\u201370 (2008)","journal-title":"Science of Computer Prog."}],"container-title":["Lecture Notes in Computer Science","Generative and Transformational Techniques in Software Engineering III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-18023-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T18:41:38Z","timestamp":1559932898000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-18023-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642180224","9783642180231"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-18023-1_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}