{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:01:30Z","timestamp":1740096090207,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642191695"},{"type":"electronic","value":"9783642191701"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19170-1_26","type":"book-chapter","created":{"date-parts":[[2011,2,12]],"date-time":"2011-02-12T04:04:56Z","timestamp":1297483496000},"page":"237-245","source":"Crossref","is-referenced-by-count":5,"title":["Petri Net Based Specification and Verification of Globally-Asynchronous-Locally-Synchronous System"],"prefix":"10.1007","author":[{"given":"Filipe","family":"Moutinho","sequence":"first","affiliation":[]},{"given":"Lu\u00eds","family":"Gomes","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Barbosa","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o Paulo","family":"Barros","sequence":"additional","affiliation":[]},{"given":"Franklin","family":"Ramalho","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"Figueiredo","sequence":"additional","affiliation":[]},{"given":"Anik\u00f3","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Andr\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Gomes, L., Barros, J.P., Costa, A., Pais, R., Moutinho, F.: Formal Methods for Embedded Systems Co-design: the FORDESIGN Project. In: Proceedings of Workshop Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC (2005)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Gomes, L., Barros, J., Costa, A., Nunes, R.: The Input-Output Place-Transition Petri Net Class and Associated Tools. In: Proceedings of the 5th IEEE International Conference on Industrial Informatics (INDIN 2007), Vienna, Austria (2007)","DOI":"10.1109\/INDIN.2007.4384809"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Costa, A., Gomes, L.: Petri net partitioning using net splitting operation. In: 7th IEEE International Conference on Industrial Informatics (INDIN 2009), Cardiff, UK (2009), \n                    \n                      http:\/\/dx.doi.org\/10.1109\/INDIN.2009.5195804","DOI":"10.1109\/INDIN.2009.5195804"},{"key":"26_CR4","unstructured":"Clavel, M., Dur\u00e1n, F., Eker, S., Lincoln, P., Mart\u00ed-Oliet, N., Meseguer, J., Talcott, C.: Maude Manual (Version 2.5), \n                    \n                      http:\/\/maude.cs.uiuc.edu\/maude2-manual\/edn"},{"key":"26_CR5","unstructured":"OMG-MDA, Omg mda guide version 1.0.1. formal doc.: (June -03- 2001), \n                    \n                      http:\/\/www.omg.org\/cgi-bin\/doc?omg\/03-06-01\n                    \n                    \n                   (accessed January, 2010)"},{"key":"26_CR6","unstructured":"PNML2C: PNML2C - A translator from PNML to C, \n                    \n                      http:\/\/www.uninova.pt\/fordesign\/PNML2C.htm\n                    \n                    \n                   (accessed March 30, 2010)"},{"key":"26_CR7","unstructured":"PNML2VHDL: PNML2VHDL - A translator from PNML to VHDL, \n                    \n                      http:\/\/www.uninova.pt\/fordesign\/PNML2VHDL.htm\n                    \n                    \n                   (accessed March 30, 2010)"},{"key":"26_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1007\/3-540-44919-1_31","volume-title":"Applications and Theory of Petri Nets 2003","author":"J. Billington","year":"2003","unstructured":"Billington, J., Christensen, S., van Hee, K.M., Kindler, E., Kummer, O., Petrucci, L., Post, R., Stehno, C., Weber, M.: The Petri Net Markup Language: Concepts, Technology, and Tools. In: van der Aalst, W.M.P., Best, E. (eds.) ICATPN 2003. LNCS, vol.\u00a02679, pp. 483\u2013505. Springer, Heidelberg (2003)"},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Moutinho, F., Gomes, L., Ramalho, F., Figueiredo, J., Barros, J., Barbosa, P., Pais, R., Costa, A.: Ecore Representation for Extending PNML for Input-Output Place-Transition Nets. In: 36th Annual Conference of the IEEE Industrial Electronics Society, IECON 2010, Phoenix, AZ, USA, November 7-10 (2010)","DOI":"10.1109\/IECON.2010.5675332"},{"key":"26_CR10","unstructured":"Doucet, F., Menarini, M., Kruger, I., Gupta, R.: A Verification Approach for GALS Integration of Synchronous Components. (2005), \n                    \n                      http:\/\/www.irisa.fr\/prive\/talpin\/papers\/fmgals05a.pdf\n                    \n                    \n                   (accessed July 25, 2010)"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Dasgupta, S., Yakovlev, A.: Modeling and Performance Analysis of GALS Architectures. In: International Symposium on System-on-Chip 2006, Tampere, Finland (2006)","DOI":"10.1109\/ISSOC.2006.321998"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for Sustainability"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19170-1_26.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T03:14:23Z","timestamp":1606187663000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19170-1_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642191695","9783642191701"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19170-1_26","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2011]]}}}