{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T16:55:42Z","timestamp":1725641742530},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642258725"},{"type":"electronic","value":"9783642258732"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-25873-2_36","type":"book-chapter","created":{"date-parts":[[2011,12,8]],"date-time":"2011-12-08T10:16:34Z","timestamp":1323339394000},"page":"528-543","source":"Crossref","is-referenced-by-count":5,"title":["Provably Good Scheduling of Sporadic Tasks with Resource Sharing on a Two-Type Heterogeneous Multiprocessor Platform"],"prefix":"10.1007","author":[{"given":"Gurulingesh","family":"Raravi","sequence":"first","affiliation":[]},{"given":"Bj\u00f6rn","family":"Andersson","sequence":"additional","affiliation":[]},{"given":"Konstantinos","family":"Bletsas","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","unstructured":"AMD Inc.: The AMD Fusion Family of APUs, http:\/\/sites.amd.com\/us\/fusion\/apu\/Pages\/fusion.aspx"},{"issue":"2","key":"36_CR2","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/s11241-010-9105-6","volume":"46","author":"B. Andersson","year":"2010","unstructured":"Andersson, B., Easwaran, A.: Provably good multiprocessor scheduling with resource sharing. Real-Time System\u00a046(2), 153\u2013159 (2010)","journal-title":"Real-Time System"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Andersson, B., Easwaran, A., Lee, J.: Finding an Upper Bound on the Increase in Execution Time Due to Contention on the Memory Bus in COTS-Based Multicore Systems. In: WiP of 30th IEEE Real-Time Systems Symposium (2009)","DOI":"10.1145\/1851166.1851172"},{"key":"36_CR4","doi-asserted-by":"crossref","unstructured":"Andersson, B., Raravi, G., Bletsas, K.: Assigning real-time tasks on heterogeneous multiprocessors with two unrelated types of processors. In: 31st IEEE Real-Time Systems Symposium, pp. 239\u2013248 (2010)","DOI":"10.1109\/RTSS.2010.32"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Baruah, S.: Task partitioning upon heterogeneous multiprocessor platforms. In: Proceedings of the 10th IEEE International Real-Time and Embedded Technology and Applications Symposium, pp. 536\u2013543 (2004)","DOI":"10.1109\/RTTAS.2004.1317301"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Baruah, S.: Partitioning real-time tasks among heterogeneous multiprocessors. In: Proc. of the 33rd International Conference on Parallel Processing (2004)","DOI":"10.1109\/ICPP.2004.1327956"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Baruah, S., Mok, A., Rosier, L.: Preemptively scheduling hard-real-time sporadic tasks on one processor. In: IEEE Real-Time Systems Symposium (1990)","DOI":"10.1109\/REAL.1990.128746"},{"key":"36_CR8","unstructured":"Bletsas, K.: Worst-case and Best-case Timing Analysis for Real-time Embedded Systems with Limited Parallelism. Ph.D. thesis, The University of York (2007)"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Gai, P., Abeni, L., Buttazzo, G.C.: Multiprocessor DSP scheduling in system-on-a-chip architectures. In: 14th Euromicro Conference on Real-Time Systems (ECRTS 2002), Vienna, Austria, pp. 231\u2013238 (June 2002)","DOI":"10.1109\/EMRTS.2002.1019203"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"Gschwind, M., Hofstee, H.P., Flachs, B., Hopkins, M., Watanabe, Y., Yamazaki, T.: Synergistic Processing in Cell\u2019s Multicore Architecture. IEEE Micro\u00a026(2) (2006)","DOI":"10.1109\/MM.2006.41"},{"key":"36_CR11","unstructured":"IBM Corp.: The Cell Project, http:\/\/www.research.ibm.com\/cell\/"},{"key":"36_CR12","unstructured":"IEEE Spectrum: With Denver Project NVIDIA and ARM Join CPU-GPU Integration Race, http:\/\/spectrum.ieee.org\/tech-talk\/semiconductors\/processors\/with-denver-project-nvidia-and-arm-join-cpugpu-integration-race"},{"key":"36_CR13","unstructured":"Intel Corporation: The 2nd generation Intel Core processor family, http:\/\/www.intel.com\/en_IN\/consumer\/products\/processors\/core-family.htm"},{"key":"36_CR14","doi-asserted-by":"crossref","unstructured":"Bletsas, K., Andersson, B.: Notional Processors: An Approach for Multiprocessor Scheduling. In: Proceedings of the 15th IEEE International Real-Time and Embedded Technology and Applications Symposium, pp. 3\u201312 (2009)","DOI":"10.1109\/RTAS.2009.25"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Li, Y., Suhendra, V., Liang, Y., Mitra, T., Roychoudhury, A.: Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores. In: Proceedings of the 30th IEEE Real-Time Systems Symposium, pp. 57\u201367 (2009)","DOI":"10.1109\/RTSS.2009.32"},{"key":"36_CR16","doi-asserted-by":"crossref","unstructured":"Lv, M., Guan, N., Yi, W., Yu, G.: Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software. In: Proceedings of the 31st IEEE Real-Time Systems Symposium, pp. 339\u2013349 (2010)","DOI":"10.1109\/RTSS.2010.30"},{"key":"36_CR17","unstructured":"NVIDIA: Dell and NVIDIA Workstation Solutions, http:\/\/www.nvidia.com\/object\/IO_16084.html"},{"key":"36_CR18","doi-asserted-by":"crossref","unstructured":"Rajkumar, R., Sha, L., Lehoczky, J.: Real-Time Synchronization Protocols for Multiprocessors. In: 9th IEEE Real-Time Systems Symposium, pp. 259\u2013269 (1988)","DOI":"10.1109\/REAL.1988.51121"},{"key":"36_CR19","unstructured":"Raravi, G., Andersson, B.: Calculating an upper bound on the finishing time of a group of threads executing on a GPU: A preliminary case study. In: 16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications \u2013 WiP Session, pp. 5\u20138 (2010)"},{"key":"36_CR20","doi-asserted-by":"crossref","unstructured":"Baruah, S.: Feasibility analysis of preemptive real-time systems upon heterogeneous multiprocessor platforms. In: 25th IEEE Real-Time Systems Symposium (2004)","DOI":"10.1109\/REAL.2004.20"}],"container-title":["Lecture Notes in Computer Science","Principles of Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-25873-2_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T11:53:08Z","timestamp":1561031588000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-25873-2_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642258725","9783642258732"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-25873-2_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}