{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:24:15Z","timestamp":1725711855613},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642358920"},{"type":"electronic","value":"9783642358937"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-35893-7_9","type":"book-chapter","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T20:12:38Z","timestamp":1357762358000},"page":"96-107","source":"Crossref","is-referenced-by-count":6,"title":["\u00c6miniumGPU: An Intelligent Framework for GPU Programming"],"prefix":"10.1007","author":[{"given":"Alcides","family":"Fonseca","sequence":"first","affiliation":[]},{"given":"Bruno","family":"Cabral","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Stork, S., Marques, P., Aldrich, J.: Concurrency by default: using permissions to express dataflow in stateful programs. In: OOPSLA Companion, pp. 933\u2013940 (2009)","DOI":"10.1145\/1639950.1640060"},{"key":"9_CR2","unstructured":"Pawlak, R., Noguera, C., Petitprez, N.: Spoon: Program analysis and transformation in java (2006)"},{"key":"9_CR3","unstructured":"Harris, M.: Optimizing parallel reduction in cuda (2010)"},{"key":"9_CR4","unstructured":"Russell, T., Malik, A.M., Chase, M., van Beek, P.: Learning basic block scheduling heuristics from optimal data. In: Proceedings of the 2005 Conference of the Centre for Advanced Studies on Collaborative Research, CASCON 2005. IBM Press (2005)"},{"issue":"6","key":"9_CR5","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/996893.996864","volume":"39","author":"J. Cavazos","year":"2004","unstructured":"Cavazos, J., Moss, J.E.B.: Inducing heuristics to decide whether to schedule. SIGPLAN Not.\u00a039(6), 183\u2013194 (2004)","journal-title":"SIGPLAN Not."},{"key":"9_CR6","first-page":"75","volume-title":"Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2009","author":"Z. Wang","year":"2009","unstructured":"Wang, Z., O\u2019Boyle, M.F.: Mapping parallelism to multi-cores: a machine learning based approach. In: Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2009, pp. 75\u201384. ACM, New York (2009)"},{"key":"9_CR7","unstructured":"Holmes, G., Donkin, A., Witten, I.: Weka: A machine learning workbench. In: Proceedings of the 1994 Second Australian and New Zealand Conference on Intelligent Information Systems 1994, pp. 357\u2013361. IEEE (1994)"},{"key":"9_CR8","unstructured":"Frost, G.: Aparapi (2011), \n                    \n                      http:\/\/code.google.com\/p\/aparapi\/"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Catanzaro, B., Garland, M., Keutzer, K.: Copperhead: Compiling an embedded data parallel language. In: Principles and Practices of Parallel Programming (PPoPP), pp. 47\u201356 (2011)","DOI":"10.1145\/2038037.1941562"},{"key":"9_CR10","unstructured":"Chafik, O.: Scalacl (2011), \n                    \n                      http:\/\/code.google.com\/p\/scalacl\/"},{"key":"9_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2212736.2212744","volume-title":"Proceedings of the 2011 ACM SIGPLAN X10 Workshop, X10 2011","author":"D. Cunningham","year":"2011","unstructured":"Cunningham, D., Bordawekar, R., Saraswat, V.: Gpu programming in a high level language: compiling x10 to cuda. In: Proceedings of the 2011 ACM SIGPLAN X10 Workshop, X10 2011, pp. 8:1\u20138:10. ACM, New York (2011)"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Chakravarty, M., Keller, G., Lee, S., McDonell, T., Grover, V.: Accelerating haskell array codes with multicore gpus. In: Proceedings of the Sixth Workshop on Declarative Aspects of Multicore Programming, pp. 3\u201314. ACM (2011)","DOI":"10.1145\/1926354.1926358"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Leung, A., Lhot\u00e1k, O., Lashari, G.: Automatic parallelization for graphics processing units. In: Proceedings of the 7th International Conference on Principles and Practice of Programming in Java, pp. 91\u2013100. ACM (2009)","DOI":"10.1145\/1596655.1596670"},{"key":"9_CR14","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1145\/1454115.1454152","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT 2008","author":"B. He","year":"2008","unstructured":"He, B., Fang, W., Luo, Q., Govindaraju, N.K., Wang, T.: Mars: a mapreduce framework on graphics processors. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT 2008, pp. 260\u2013269. ACM, New York (2008)"},{"key":"9_CR15","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1145\/1854273.1854303","volume-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, PACT 2010","author":"C. Hong","year":"2010","unstructured":"Hong, C., Chen, D., Chen, W., Zheng, W., Lin, H.: Mapcg: writing parallel program portable between cpu and gpu. In: Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, PACT 2010, pp. 217\u2013226. ACM, New York (2010)"},{"key":"9_CR16","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/1669112.1669121","volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO","author":"C.K. Luk","year":"2009","unstructured":"Luk, C.K., Hong, S., Kim, H.: Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO, vol.\u00a042, pp. 45\u201355. ACM, New York (2009)"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Joselli, M., Zamith, M., Clua, E., Montenegro, A., Conci, A., Leal-Toledo, R., Valente, L., Feij\u00f3, B., d\u2019Ornellas, M., Pozzer, C.: Automatic dynamic task distribution between cpu and gpu for real-time systems. In: 11th IEEE International Conference on Computational Science and Engineering, CSE 2008. IEEE (2008)","DOI":"10.1109\/CSE.2008.38"}],"container-title":["Lecture Notes in Computer Science","Facing the Multicore-Challenge III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-35893-7_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T09:33:40Z","timestamp":1620120820000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-35893-7_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642358920","9783642358937"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-35893-7_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}