{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:03:45Z","timestamp":1725714225167},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642363283"},{"type":"electronic","value":"9783642363290"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36329-0_16","type":"book-chapter","created":{"date-parts":[[2013,2,2]],"date-time":"2013-02-02T04:12:12Z","timestamp":1359778332000},"page":"363-379","source":"Crossref","is-referenced-by-count":3,"title":["LC-VCO Design Challenges in the Nano-Era"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Pereira","sequence":"first","affiliation":[]},{"given":"Helena","family":"Fino","sequence":"additional","affiliation":[]},{"given":"Mourad","family":"Fakhfakh","sequence":"additional","affiliation":[]},{"given":"Fernando","family":"Coito","sequence":"additional","affiliation":[]},{"given":"M\u00e1rio","family":"Ventim-Neves","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Razavi, B.: RF Microelectronics. Prentice Hall (1998)"},{"key":"16_CR2","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1587\/elex.6.703","volume":"6","author":"K. Masu","year":"2009","unstructured":"Masu, K., Ishihara, N., Nakayama, N., Sato, T., Amakawa, S.: Physical design challenges to nano-CMOS circuits. IEICE Electronics Express\u00a06, 703\u2013720 (2009)","journal-title":"IEICE Electronics Express"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Pereira, P., Fino, M.H., Coito, F., Ventim-Neves, M.: RF integrated inductor modeling and its application to optimization-based design. Analog Integrated Circuits and Signal Processing (2011) (in press), doi:10.1007\/s10470-011-9682-x","DOI":"10.1007\/s10470-011-9682-x"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Pereira, P., Fino, M.H., Coito, F., Ventim-Neves, M.: ADISI- An efficient tool for the automatic design of integrated spiral inductors. In: The IEEE International Conference on Electronics Circuits and Systems, Hammamet, Tunisia (2009)","DOI":"10.1109\/ICECS.2009.5410776"},{"key":"16_CR5","unstructured":"Pereira, P., Fino, M.H.: CMOS delay and power estimation for deep submicrometer technologies using EKV model. In: The International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, Erfurt, Germany (2008)"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Gutierrez, I., Mel\u00e9ndez, J., Hern\u00e1ndez, E.: Design and characterization of integrated varactors for RF applications. John Wiley & Sons (2007)","DOI":"10.1002\/9780470035924"},{"key":"16_CR7","unstructured":"Machado, G., Enz, C., Bucher, M.: Estimating key parameters in the EKV MOST model for analogue design and simulation. In: The IEEE International Symposium on Circuits and Systems, Seattle, Washington, USA (1995)"},{"issue":"1","key":"16_CR8","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1007\/BF01239381","volume":"8","author":"C. Enz","year":"1995","unstructured":"Enz, C., Krummenacher, F., Vittoz, E.: An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integrated Circuits and Signal Process.\u00a08(1), 83\u2013114 (1995)","journal-title":"Analog Integrated Circuits and Signal Process."},{"key":"16_CR9","unstructured":"Bucher, M., Lallement, C., Enz, C.: An efficient parameter extraction methodology for the EKV MOST model. In: The IEEE International Conference on Microelectronic Test Structures, Trento, Italy (1996)"},{"key":"16_CR10","unstructured":"Bucher, M., Lallement, C., Enz, C., Krummenacher, F.: Accurate MOS modelling for analog circuit simulation using the EKV model. In: The IEEE International Symposium on Circuits and Systems, Trento, Italy (1996)"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Stefanovic, D., Kayal, M.: Structured analog CMOS design. Springer (2008)","DOI":"10.1007\/978-1-4020-8573-4"},{"key":"16_CR12","unstructured":"Bucher, M., Lallement, C., Enz, C., Th\u00e9odoloz, F., Krummenacher, F.: The EPFL-EKV MOSFET model equations for simulation, Version 2.6 (1998)"},{"key":"16_CR13","unstructured":"Bremer, J., Peikert, T., Mathis, W.: Analytical inversion-mode varactor modeling based on the EKV model and its application to RF VCO design. In: The International Conference on Mixed Design of Integrated Circuits and Systems, Wroc\u0142aw, Poland (2010)"},{"issue":"12","key":"16_CR14","doi-asserted-by":"publisher","first-page":"2191","DOI":"10.1016\/S0038-1101(02)00248-4","volume":"46","author":"F. Pr\u00e9galdiny","year":"2002","unstructured":"Pr\u00e9galdiny, F., Lallement, C., Mathiot, D.: A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs. Journal of Solid-State Electronics\u00a046(12), 2191\u20132198 (2002)","journal-title":"Journal of Solid-State Electronics"},{"issue":"12","key":"16_CR15","doi-asserted-by":"publisher","first-page":"1870","DOI":"10.1109\/T-ED.1982.21044","volume":"29","author":"R. Shrivastava","year":"1982","unstructured":"Shrivastava, R., Fitzpatrick, K.: A simple model for the overlap capacitance of a VLSI MOS device. IEEE Transactions on Electron. Devices\u00a029(12), 1870\u20131875 (1982)","journal-title":"IEEE Transactions on Electron. Devices"},{"issue":"3","key":"16_CR16","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1109\/JSSC.2002.808285","volume":"38","author":"Y. Cao","year":"2003","unstructured":"Cao, Y., Groves, R.A., Zamdmer, N.D., Plouchart, J.O., Wachnik, R.A., Xuejue, H., King, T.J., Chenming, H.Y.: Frequency-independent equivalent-circuit model for on-chip spiral inductors. IEEE Journal of Solid-State Circuits\u00a038(3), 419\u2013426 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"16_CR17","doi-asserted-by":"publisher","first-page":"1419","DOI":"10.1109\/4.792620","volume":"34","author":"S. Mohan","year":"1999","unstructured":"Mohan, S., del Mar Hershenson, M., Boyd, S., Lee, T.: Simple accurate expressions for planar spiral inductances. IEEE Journal of Solid-State Circuits\u00a034(10), 1419\u20131424 (1999)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"16_CR18","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/66.827350","volume":"13","author":"S.C. Wong","year":"2000","unstructured":"Wong, S.C., Lee, G.Y., Ma, D.J.: Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Transactions on Semiconductor Manufacturing\u00a013(1), 108\u2013111 (2000)","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"16_CR19","unstructured":"Sia, C.B., Yeo, K.S., Goh, W.L., Swe, T.N., Ma, J.G., Do, M.A., Lin, J.S., Chan, L.: A Simple and Scalable Model for Spiral Inductors on Silicon. In: The International Conference on Modeling and Simulation of Microsystems, South Carolina, USA (2001)"},{"key":"16_CR20","series-title":"IFIP AICT","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1007\/978-3-642-28255-3_50","volume-title":"Technological Innovation for Value Creation","author":"P. Pereira","year":"2012","unstructured":"Pereira, P., Fino, H., Coito, F.V., Ventim-Neves, M.: Optimization-Based Design of Nano-CMOS LC-VCOs. In: Camarinha-Matos, L.M., Shahamatnia, E., Nunes, G. (eds.) DoCEIS 2012. IFIP AICT, vol.\u00a0372, pp. 453\u2013464. Springer, Heidelberg (2012)"},{"key":"16_CR21","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/4.658619","volume":"33","author":"A. Hajimiri","year":"1998","unstructured":"Hajimiri, A., Lee, T.: A general theory of phase noise in electrical oscillators. IEEE Journal of Solid-State Circuits\u00a033, 179\u2013194 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR22","doi-asserted-by":"crossref","unstructured":"Pereira, P., Fino, M.H., Ventim-Neves, M.: RF Varactor Design Based on Evolutionary Algorithms. In: The International Conference Mixed Design of Integrated Circuits and Systems, Warsaw, Poland (2012)","DOI":"10.1109\/SMACD.2012.6339449"}],"container-title":["Lecture Notes in Electrical Engineering","Analog\/RF and Mixed-Signal Circuit Systematic Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36329-0_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T00:44:01Z","timestamp":1562633041000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36329-0_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642363283","9783642363290"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36329-0_16","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2013]]}}}