{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,20]],"date-time":"2022-12-20T17:19:52Z","timestamp":1671556792919},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1991,3]]},"DOI":"10.1007\/bf00134944","type":"journal-article","created":{"date-parts":[[2004,11,2]],"date-time":"2004-11-02T14:43:10Z","timestamp":1099406590000},"page":"77-88","source":"Crossref","is-referenced-by-count":5,"title":["Boundary scan test, test methodology, and fault modeling"],"prefix":"10.1007","volume":"2","author":[{"given":"Frans","family":"De Jong","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 S.","family":"Matos","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 M.","family":"Ferreira","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"JTAG, Final Version 2.0 of the standard Boundary Scan Architecture, April 1988."},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"F. Beenker, K. Eerdewijk, R. Gerritsen, F. Peacock, and M. Star, ?Macro testing: Unifying IC and board test,? IEEE Design and Test, December 1986, pp. 26?32.","DOI":"10.1109\/MDT.1986.295048"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"R. van Riessen, H. Kerkhoff, and A. Kloppenburg, ?Design and implementation of a hierarchical testable architecture using the boundary scan standard,? Proc. 1st European Test Conf., 1989, pp. 112?118.","DOI":"10.1109\/ETC.1989.36231"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"L. Wang, M. Marhoefer, and E. McCluskey, ?A self-test and self-diagnosis architecture for boards using boundary scan,? Proc. 1st European Test Conf., 1989, pp. 119?126.","DOI":"10.1109\/ETC.1989.36232"},{"key":"CR5","unstructured":"Factron-Schlumberger, ?The primer of high-performance incircuit testing,? 1985."},{"key":"CR6","unstructured":"P. Wagner, ?Interconnect testing with boundary scan,? Proc. 18th Inter. Test. Conf., 1987, pp. 52?57."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"A. Hassan, J. Rajski, and V. Agarwal, ?Testing and diagnosis of interconnects using boundary scan architecture,? Proc. 19th Inter. Test Conf., 1988, pp. 126?137.","DOI":"10.1109\/TEST.1988.207790"},{"issue":"4","key":"CR8","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/T-C.1974.223950","volume":"C-23","author":"W. Kautz","year":"April 1974","unstructured":"W. Kautz, ?Testing of faults in wiring networks,? IEEE Trans. Comput., C-23(4): 358?363, April 1974.","journal-title":"IEEE Trans. Comput."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"J. Hayes, ?Fault Modeling,? IEEE Design and Test, April 1985, pp. 88?95.","DOI":"10.1109\/MDT.1985.294873"},{"key":"CR10","unstructured":"Texas Instruments, ?A primer on testability?test and emulation,? 1989."},{"key":"CR11","unstructured":"R. Bennetts, ?Introduction to digital board testing,? Crane Russak & Company, Inc., 1982 (ISBN 0-8449-1385-0)."},{"issue":"12","key":"CR12","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/TC.1983.1676174","volume":"C-32","author":"H. Fujiwara","year":"1983","unstructured":"H. Fujiwara, ?On the acceleration of test generation algorithms,? IEEE Trans. Comput., C-32(12): 1137?1144, 1983.","journal-title":"IEEE Trans. Comput."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"T. Kirkland, and M. Mercer, ?Algorithms for automatic test pattern generation,? IEEE Design and Test, June 1988, pp. 43?55.","DOI":"10.1109\/54.7962"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"S. Vining, ?Tradeoff decisions made for a P1149.1 controller design,? Proc. 20th Inter. Test Conf., 1989, pp. 47?54.","DOI":"10.1109\/TEST.1989.82276"},{"issue":"6","key":"CR15","first-page":"177","volume":"57","author":"F. Francese","year":"1988","unstructured":"F. Francese, ?Il collaudo di circuiti su piastra stampata,? Alta Frequenza, 57(6): 177?187, 1988.","journal-title":"Alta Frequenza"},{"key":"CR16","unstructured":"F. de Jong, ?Test pattern generation for boards with partial Boundary Scan Test.? (Paper under preparation.)"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"P. Goel and M.T. McMahon, ?Electronic chip-in-place test,? Proc. 13th Inter. Test Conf., 1982, pp. 83?90.","DOI":"10.1109\/DAC.1982.1585542"},{"key":"CR18","unstructured":"IEEE\/P1149.1 Working Group, IEEE Std. 1149.1-1990 Standard Test Access Port and Boundary-Scan Architecture, February 1990."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134944.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134944\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T17:58:26Z","timestamp":1585936706000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134944"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,3]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,3]]}},"alternative-id":["BF00134944"],"URL":"https:\/\/doi.org\/10.1007\/bf00134944","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991,3]]}}}