{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T12:42:45Z","timestamp":1772196165974,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1991,1]]},"DOI":"10.1007\/bf00136317","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:34:32Z","timestamp":1099733672000},"page":"287-299","source":"Crossref","is-referenced-by-count":27,"title":["A methodology for testability enhancement at layout level"],"prefix":"10.1007","volume":"1","author":[{"given":"J. P.","family":"Teixeira","sequence":"first","affiliation":[]},{"given":"I. C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"C. F. B.","family":"Almeida","sequence":"additional","affiliation":[]},{"given":"F. M.","family":"Gon\ufffdalves","sequence":"additional","affiliation":[]},{"given":"J.","family":"Gon\ufffdalves","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"CR1","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","volume":"57","author":"R.L. Wadsack","year":"1978","unstructured":"R.L. Wadsack, ?Fault modeling and logic simulation of CMOS and NMOS integrated circuits,? Bell Syst. Tech. J., 57 (2): 1449?1474 1978.","journal-title":"Bell Syst. Tech. J."},{"issue":"6","key":"CR2","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1109\/TC.1980.1675614","volume":"C-29","author":"J. Galiay","year":"1980","unstructured":"J. Galiay, Y. Crouzet, and M. Vergniault, ?Physical versus logical fault models MOS LSI circuits: Impact on their testability,? IEEE Trans. Comput., C-29 (6): 527?531 1980.","journal-title":"IEEE Trans. Comput."},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"R. Dekker, F. Beenker, and L. Thijssen, ?Fault modeling and test algorithm development for static random access memories,? Proc. Intern. Test Conf. (ITC), pp. 343?352, 1988.","DOI":"10.1109\/TEST.1988.207820"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"S.D. Millman and E.J. McCluskey, ?Detecting stuck-open faults with stuck-at test sets,? Proc. IEEE Custom Integ. Cir. Conf. (CICC), pp. 22.3.1?4, May 1989.","DOI":"10.1109\/CICC.1989.56809"},{"key":"CR5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","volume":"2","author":"J.P. Shen","year":"December 1985","unstructured":"J.P. Shen, W. Maly, and F.J. Ferguson, ?Inductive fault analysis of NMOS and CMOS circuits,? IEEE Design and Test Comput., 2: 13?26, December 1985.","journal-title":"IEEE Design and Test Comput."},{"key":"CR6","unstructured":"B.W. Woodhall, B.D. Newman, and A.G. Sammuli, ?Empirical results on undetected CMOS stuck-open failures,? Proc. Intern. Test Conf. (ITC), pp. 166?170, 1987."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"R.J. Lipp, ?Limitations of the stuck-at fault model as an accurate measure of CMOS IC quality and a proposed schematic level fault model,? Proc. IEEE Custom Integr. Circ. Conf. (CICC), pp. 26.2.1?4, May 1989.","DOI":"10.1109\/CICC.1989.56836"},{"issue":"4","key":"CR8","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/TC.1985.1676582","volume":"C-34","author":"S.K. Jain","year":"1985","unstructured":"S.K. Jain and V.D. Agrawal, ?Modeling and test generation algorithms for MOS circuits,? IEEE Trans. Comput., C-34 (4): 426?433, 1985.","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"CR9","doi-asserted-by":"crossref","first-page":"474","DOI":"10.1109\/4.52172","volume":"25","author":"M.E. Levitt","year":"1990","unstructured":"M.E. Levitt and J.A. Abraham, ?Physical design of testable VLSI: Techniques and experiments,? IEEE J. Solid-State Circs., 25 (2): 474?481, 1990.","journal-title":"IEEE J. Solid-State Circs."},{"issue":"3","key":"CR10","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1109\/TC.1985.1676573","volume":"C-34","author":"T.H. Spencer","year":"1985","unstructured":"T.H. Spencer and J. Savir, ?Layout influences testability,? IEEE Trans. Comput., C-34 (3): 287?290, 1985.","journal-title":"IEEE Trans. Comput."},{"key":"CR11","unstructured":"R. Fujii and J.A. Abraham, ?Approaches to circuit level design for testability,? Proc. Intern. Test Conf. (ITC), pp. 480?483, 1986."},{"issue":"4","key":"CR12","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MDT.1987.295148","volume":"4","author":"D.L. Liu","year":"1987","unstructured":"D.L. Liu and E.J. McCluskey, ?Designing CMOS circuits for switch-level testability,? IEEE Design and Test Comput., 4 (4): 42?49, 1987.","journal-title":"IEEE Design and Test Comput."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"S. Koeppe, ?Optimal layout to avoid CMOS stuck-open faults,? Proc. 24th ACM\/IEEE Design Autom. Conf. (DAC), pp. 829?835, 1987.","DOI":"10.1145\/37888.37998"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"J.M. Soden, R.K. Treece, M.R. Taylor, and C.F. Hawkins, ?CMOS IC stuck-open fault electrical effects and design considerations,? Proc. Intern. Test Conf. (ITC), pp. 423?430, 1989.","DOI":"10.1109\/TEST.1989.82325"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"J.P. Teixeira, C.F.B. Almeida, J.A. Gr\u00e1cio, P.A. Bicudo, A.L. Oliveira, and N. Rua, ?Bottom-up testing methodology for VLSI,? Proc. IEEE Custom Integr. Circ. Conf. (CICC), pp. 16.6.1?4, Rochester, N.Y., May 1988.","DOI":"10.1109\/CICC.1988.20882"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"J.A. Gr\u00e1cio, P.A. Bicudo, N.N. Rua, A.M. Oliveira, C.F.B. Almeida, and J.P. Teixeira, ?Test preparation and fault analysis using a bottom-up methodology,? Proc. European Test Conf. (ETC), pp. 168?174, Paris, April 1989.","DOI":"10.1109\/ETC.1989.36239"},{"key":"CR17","unstructured":"R.J. Chandramouli, ?On testing stuck-open faults,? Proc. 13th Intern. Symp. Fault Tolerant Comput., pp. 258?265, June 1983."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"H.K. Lee, D.S. Ha, and K. Kim, ?Test pattern generation for stuck-open faults using stuck-at test sets in CMOS combinational circuits,? Proc. 26th Design Autom. Conf. (DAC), Las Vegas, pp. 345?350, June 1989.","DOI":"10.1145\/74382.74440"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"J.M. Soden and C.F. Hawkins, ?Electrical properties and detection methods for CMOS IC defects,? Proc. 1st European Test Conf. (ETC), pp. 159?167, Paris, April 1989.","DOI":"10.1109\/ETC.1989.36238"},{"issue":"no. 3","key":"CR20","first-page":"74","volume":"132","author":"F. Fantini","year":"June 1985","unstructured":"F. Fantini and C. Morandi, ?Failure modes and mechanisms for VLSI ICs?a review,? IEE Proceedings, 132, G, no. 3, pp. 74?81, June 1985.","journal-title":"IEE Proceedings"},{"key":"CR21","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/TCAD.1985.1270127","volume":"CAD-4","author":"P. Banerjee","year":"1985","unstructured":"P. Banerjee and J.A. Abraham, ?A multivalued algebra for modeling physical failures in MOS VLSI circuits,? IEEE Trans. Comput.-Aid. Design, CAD-4: 312?321, 1985.","journal-title":"IEEE Trans. Comput.-Aid. Design"},{"issue":"2","key":"CR22","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MDT.1987.295104","volume":"4","author":"J.A. Waicukauski","year":"1987","unstructured":"J.A. Waicukauski, E. Lindbloom, B.K. Rosen, and V.S. Iyengar, ?Transition fault simulation,? IEEE Design Test Comput., 4 (2): 32?38, 1987.","journal-title":"IEEE Design Test Comput."},{"key":"CR23","unstructured":"F. Brglez and H. Fujiwara, ?A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran,? Proc. Intern. Symp. Circuits and Syst. (ISCAS), pp. 662?698, Kyoto, May 1985."},{"key":"CR24","unstructured":"Y.K. Malaiya, ?A detailed examination of bridging faults,? Proc. Intern. Conf. Comput. Design (ICCD), pp. 78?81, 1986."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00136317.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00136317\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00136317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T20:54:48Z","timestamp":1585947288000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00136317"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,1]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1991,1]]}},"alternative-id":["BF00136317"],"URL":"https:\/\/doi.org\/10.1007\/bf00136317","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991,1]]}}}