{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:28:00Z","timestamp":1771698480917,"version":"3.50.1"},"reference-count":59,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2014,1,23]],"date-time":"2014-01-23T00:00:00Z","timestamp":1390435200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s00034-013-9727-8","type":"journal-article","created":{"date-parts":[[2014,1,22]],"date-time":"2014-01-22T22:16:46Z","timestamp":1390429006000},"page":"1689-1719","source":"Crossref","is-referenced-by-count":35,"title":["A Tutorial on Multiplierless Design of FIR Filters: Algorithms and Architectures"],"prefix":"10.1007","volume":"33","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,1,23]]},"reference":[{"key":"9727_CR1","doi-asserted-by":"crossref","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications. IEEE Trans. Comput.-Aided Des. Integr. Circuits 27(6), 1013\u20131026 (2008)","DOI":"10.1109\/TCAD.2008.923242"},{"key":"9727_CR2","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Design of low-power multiple constant multiplications using low-complexity minimum depth operations. in Proceedings of Great Lakes Symposium on VLSI (2011), pp. 79\u201384"},{"issue":"8","key":"9727_CR3","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1016\/j.micpro.2011.08.009","volume":"35","author":"L Aksoy","year":"2011","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Finding the optimal tradeoff between area and delay in multiple constant multiplications. Elsevier J. Microprocess. Microsyst. 35(8), 729\u2013741 (2011)","journal-title":"Elsevier J. Microprocess. Microsyst."},{"key":"9727_CR4","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Design of low-complexity digital finite impulse response filters on FPGAs. in Proceedings of Design, Automation and Test in Europe Conference (2012), pp. 1197\u20131202"},{"key":"9727_CR5","doi-asserted-by":"crossref","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Multiplierless design of linear DSP transforms. in VLSI-SoC: Advanced Research for Systems on Chip, Chap. 5 (Springer, 2012), pp. 73\u201393","DOI":"10.1007\/978-3-642-32770-4_5"},{"key":"9727_CR6","doi-asserted-by":"crossref","unstructured":"L. Aksoy, E. Costa, P. Flores, J. Monteiro, Optimization algorithms for the multiplierless realization of linear transforms. ACM Trans. Des. Autom. Electron. Syst. 17(1), Art. No. 3 (2012). doi: 10.1145\/2071356.2071359","DOI":"10.1145\/2071356.2071359"},{"issue":"5","key":"9727_CR7","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1016\/j.micpro.2009.10.001","volume":"34","author":"L Aksoy","year":"2010","unstructured":"L. Aksoy, E. Gunes, P. Flores, Search algorithms for the multiple constant multiplications problem: exact and approximate. Elsevier J. Microproces. Microsyst. 34(5), 151\u2013162 (2010)","journal-title":"Elsevier J. Microproces. Microsyst."},{"issue":"6","key":"9727_CR8","doi-asserted-by":"crossref","first-page":"1536","DOI":"10.1109\/TCSI.2008.917997","volume":"55","author":"M Aktan","year":"2008","unstructured":"M. Aktan, A. Yurdakul, G. Dnndar, An algorithm for the design of low-power hardware-efficient FIR filters. IEEE Trans. Circuits Syst. 55(6), 1536\u20131545 (2008)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9727_CR9","unstructured":"A. Arfaee, A. Irturk, N. Laptev, F. Fallah, R. Kastner, Xquasher: a tool for efficient computation of multiple linear expressions. in Proceedings of Design Automation Conference (2009), pp. 254\u2013257"},{"issue":"10","key":"9727_CR10","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/TC.2005.168","volume":"54","author":"N Boullis","year":"2005","unstructured":"N. Boullis, A. Tisserand, Some optimizations of hardware multiplication by constant matrices. IEEE Trans. Comput. 54(10), 1271\u20131282 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"9727_CR11","unstructured":"N. Brisebarre, F. de Dinechin, J.M. Muller, Integer and floating-point constant multipliers for FPGAs. in Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors (2008), pp. 239\u2013244"},{"issue":"5","key":"9727_CR12","doi-asserted-by":"crossref","first-page":"1037","DOI":"10.1109\/TASSP.1984.1164433","volume":"32","author":"P Cappello","year":"1984","unstructured":"P. Cappello, K. Steiglitz, Some complexity Issues in digital signal processing. IEEE Trans. Acoust. Speech Signal Process. 32(5), 1037\u20131041 (1984)","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"9727_CR13","unstructured":"J. Chen, C.H. Chang, H. Qian, New power index model for switching power analysis from adder graph of FIR filter. in Proceedings of IEEE International Symposium on Circuits and Systems (2009), pp. 2197\u20132200"},{"key":"9727_CR14","unstructured":"S. Demirsoy, A. Dempster, I. Kale, Power analysis of multiplier blocks. in Proceedings of IEEE International Symposium on Circuits and Systems (2002), pp. 297\u2013300"},{"issue":"9","key":"9727_CR15","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/82.466647","volume":"42","author":"A Dempster","year":"1995","unstructured":"A. Dempster, Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Trans. Circuits Syst. II 42(9), 569\u2013577 (1995)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9727_CR16","unstructured":"A. Dempster, S. Demirsoy, I. Kale, Designing multiplier blocks with low logic depth. in Proceedings of IEEE International Symposium on Circuits and Systems (2002), pp. 773\u2013776"},{"issue":"5","key":"9727_CR17","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1049\/ip-cds:19941191","volume":"141","author":"A Dempster","year":"1994","unstructured":"A. Dempster, M. Macleod, Constant integer multiplication using minimum adders. IEE Proc. Circuits Devices Syst. 141(5), 407\u2013413 (1994)","journal-title":"IEE Proc. Circuits Devices Syst."},{"key":"9727_CR18","unstructured":"A. Dempster, M. Macleod, Digital filter design using subexpression elimination and all signed-digit representations. in Proceedings of IEEE International Symposium on Circuits and Systems (2004), pp. 169\u2013172"},{"key":"9727_CR19","doi-asserted-by":"crossref","unstructured":"M. Ercegovac, T. Lang, Digital Arithmetic. (Morgan Kaufmann, 2003)","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"key":"9727_CR20","unstructured":"M. Faust, C.H. Chang, Optimization of structural adders in fixed coefficient transposed direct form FIR filters. in Proceedings of IEEE International Symposium on Circuits and Systems (2009), pp. 2185\u20132188"},{"key":"9727_CR21","unstructured":"M. Faust, C.H. Chang, Minimal logic depth adder tree optimization for multiple constant multiplication. in Proceedings of IEEE International Symposium on Circuits and Systems (2010), pp. 457\u2013460"},{"key":"9727_CR22","unstructured":"M. Faust, C.H. Chang, Low error bit width reduction for structural adders of FIR filters. in Proceedings of IEEE European Conference on Circuit Theory and Design (2011), pp. 713\u2013716"},{"key":"9727_CR23","unstructured":"P. Flores, J. Monteiro, E. Costa, An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications. in Proceedings of International Conference on Computer-Aided Design (2005), pp. 13\u201316"},{"key":"9727_CR24","unstructured":"W. Gallagher, E. Swartzlander, High radix booth multipliers using reduced area adder trees. in Proceedings of Asilomar Conference on Signals, Systems and Computers (1994), pp. 545\u2013549"},{"key":"9727_CR25","unstructured":"R. Guo, L. Wang, L. DeBrunner, A novel FIR filter implementation using truncated MCM technique. in Proceedings of Asilomar Conference on Signals, Systems and Computers (2009), pp. 718\u2013722"},{"key":"9727_CR26","unstructured":"O. Gustafsson, A difference based adder graph heuristic for multiple constant multiplication problems. in Proceedings of IEEE International Symposium on Circuits and Systems (2007) pp. 1097\u20131100"},{"issue":"11","key":"9727_CR27","doi-asserted-by":"crossref","first-page":"974","DOI":"10.1109\/TCSII.2007.903212","volume":"54","author":"O Gustafsson","year":"2007","unstructured":"O. Gustafsson, Lower bounds for constant multiplication problems. IEEE Trans. Circuits Syst. II 54(11), 974\u2013978 (2007)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9727_CR28","unstructured":"O. Gustafsson, J. Coleman, A. Dempster, M. Macleod, Low-complexity hybrid form FIR filters using matrix multiple constant multiplication. in Proceedings of Asilomar Conference on Signals, Systems and Computers (2004), pp. 77\u201380"},{"key":"9727_CR29","unstructured":"O. Gustafsson, A. Dempster, L. Wanhammar, Extended results for minimum-adder constant integer multipliers. in Proceedings of IEEE International Symposium on Circuits and Systems (2002), pp. 73\u201376"},{"key":"9727_CR30","unstructured":"O. Gustafsson, H. Ohlsson, L. Wanhammar, Low-complexity constant coefficient matrix multiplication using a minimum spanning tree. in Proceedings of Nordic Signal Processing Symposium (2004), pp. 141\u2013144"},{"key":"9727_CR31","doi-asserted-by":"crossref","unstructured":"O. Gustafsson, L. Wanhammar, ILP modelling of the common subexpression sharing problem. in Proceedings of International Conference on Electronics, Circuits and Systems (2002), pp. 1171\u20131174","DOI":"10.1109\/ICECS.2002.1046461"},{"issue":"10","key":"9727_CR32","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/82.539000","volume":"43","author":"R Hartley","year":"1996","unstructured":"R. Hartley, Subexpression sharing in filters using canonic signed digit multipliers. IEEE Trans. Circuits Syst. II 43(10), 677\u2013688 (1996)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"5","key":"9727_CR33","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1109\/4.509848","volume":"31","author":"R Hawley","year":"1996","unstructured":"R. Hawley, B. Wong, T.J. Lin, J. Laskowski, H. Samueli, Design techniques for silicon compiler implementations of high-speed FIR digital filters. IEEE J. Solid-State Circuits 31(5), 656\u2013667 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9727_CR34","unstructured":"Y.H. Ho, C.U. Lei, H.K. Kwan, N. Wong, Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications. in Proceedings of Asia and South Pacific Design Automation Conference (2008), pp. 119\u2013124"},{"key":"9727_CR35","unstructured":"A. Hosangadi, F. Fallah, R. Kastner, Reducing hardware complexity of linear DSP systems by iteratively eliminating two-term common subexpressions. in Proceedings of Asia and South Pacific Design Automation Conference (2005), pp. 523\u2013528"},{"key":"9727_CR36","unstructured":"A. Hosangadi, F. Fallah, R. Kastner, Simultaneous optimization of delay and number of operations in multiplierless implementation of linear systems. in Proceedings of International Workshop on Logic Synthesis (2005)"},{"key":"9727_CR37","unstructured":"K. Johansson, O. Gustafsson, L. DeBrunner, L. Wanhammar, Minimum adder depth multiple constant multiplication algorithm for low power FIR filters. in Proceedings of IEEE International Symposium on Circuits and Systems (2011), pp. 1439\u20131442."},{"key":"9727_CR38","unstructured":"K. Johansson, O. Gustafsson, L. Wanhammar, A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity. in Proceedings of IEEE European Conference on Circuit Theory and Design (2005), pp. 465\u2013468"},{"issue":"8","key":"9727_CR39","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/82.959867","volume":"48","author":"HJ Kang","year":"2001","unstructured":"H.J. Kang, I.C. Park, FIR filter synthesis algorithms for minimizing the delay and the number of adders. IEEE Trans. Circuits Syst. II 48(8), 770\u2013777 (2001)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9727_CR40","unstructured":"K.Y. Khoo, Z. Yu, A. Willson, Design of optimal hybrid form FIR filter. in Proceedings of IEEE International Symposium on Circuits and Systems (2001), pp. 621\u2013624"},{"key":"9727_CR41","unstructured":"M. Kumm, P. Zipf, M. Faust, C.H. Chang, Pipelined adder graph optimization for high speed multiple constant multiplication. in Proceedings of IEEE International Symposium on Circuits and Systems (2012), pp. 49\u201352"},{"key":"9727_CR42","unstructured":"V. Lefevre, Multiplication by an Integer Constant. Tech. rep., Institut National de Recherche en Informatique et en Automatique (2001)"},{"issue":"11","key":"9727_CR43","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1049\/el:20040436","volume":"40","author":"M Macleod","year":"2004","unstructured":"M. Macleod, A. Dempster, A common subexpression elimination algorithm for low-cost multiplierless implementation of matrix multipliers. Electron. Lett. 40(11), 651\u2013652 (2004)","journal-title":"Electron. Lett."},{"issue":"6","key":"9727_CR44","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1049\/ip-vis:20045133","volume":"153","author":"K Macpherson","year":"2006","unstructured":"K. Macpherson, R. Stewart, Rapid prototyping\u2014area efficient FIR filters for high speed FPGA implementation. IEE Proc. Vision Image Signal Process. 153(6), 711\u2013720 (2006)","journal-title":"IEE Proc. Vision Image Signal Process."},{"issue":"6","key":"9727_CR45","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/TAU.1973.1162525","volume":"21","author":"J McClellan","year":"1973","unstructured":"J. McClellan, T. Parks, L. Rabiner, A computer program for designing optimal FIR linear phase digital filters. IEEE Trans. Audio Electroacoustics 21(6), 506\u2013526 (1973)","journal-title":"IEEE Trans. Audio Electroacoustics"},{"key":"9727_CR46","unstructured":"U. Meyer-Baese, J. Chen, C.H. Chang, A. Dempster, A comparison of pipelined RAG-n and DA FPGA-based multiplierless filters. in Proceedings of IEEE Asian-Pacific Conference on Circuits and Systems (2006), pp. 1555\u20131558"},{"key":"9727_CR47","doi-asserted-by":"crossref","unstructured":"K. Muhammad, K. Roy, A graph theoretic approach for synthesizing very low-complexity high-speed digital filters. IEEE Trans. Comput.-Aided Des. Integr. Circuits 21(2), 204\u2013216 (2002)","DOI":"10.1109\/43.980259"},{"issue":"4","key":"9727_CR48","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/92.863621","volume":"8","author":"H Nguyen","year":"2000","unstructured":"H. Nguyen, A. Chatterjee, Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis. IEEE Trans. VLSI 8(4), 419\u2013424 (2000)","journal-title":"IEEE Trans. VLSI"},{"key":"9727_CR49","unstructured":"I.C. Park, H.J. Kang, Digital filter synthesis based on minimal signed digit representation. in Proceedings of Design Automation Conference (2001), pp. 468\u2013473"},{"key":"9727_CR50","unstructured":"M. Potkonjak, M. Srivastava, A. Chandrakasan, Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination. IEEE Trans. Comput.-Aided Des. Integr. Circuits 15(2), 151\u2013165 (1996)"},{"key":"9727_CR51","unstructured":"F. Qureshi, O. Gustafsson, Low-complexity reconfigurable complex constant multiplication for FFTs. in Proceedings of IEEE International Symposium on Circuits and Systems (2009), pp. 24\u201327"},{"issue":"1","key":"9727_CR52","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/TCSI.2010.2055290","volume":"58","author":"D Shi","year":"2011","unstructured":"D. Shi, Y.J. Yu, Design of linear phase FIR filters with high probability of achieving minimum number of adders. IEEE Trans. Circuits Syst. 58(1), 126\u2013136 (2011)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9727_CR53","unstructured":"J. Thong, N. Nicolici, A novel optimal single constant multiplication algorithm. in Proceedings of Design Automation Conference (2010), pp. 613\u2013616"},{"key":"9727_CR54","doi-asserted-by":"crossref","unstructured":"Y. Voronenko, M. P\u00fcschel, Multiplierless multiple constant multiplication. ACM Trans. Algorithms 3(2), Art. No. 11 (2007). doi: 10.1145\/1240233.1240234","DOI":"10.1145\/1240233.1240234"},{"issue":"1","key":"9727_CR55","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C Wallace","year":"1964","unstructured":"C. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. 13(1), 14\u201317 (1964)","journal-title":"IEEE Trans. Electron. Comput."},{"key":"9727_CR56","doi-asserted-by":"crossref","unstructured":"E. Walters III, Design Tradeoffs Using Truncated Multipliers in FIR Filter Implementations. Master\u2019s thesis, Lehigh University (2002)","DOI":"10.1117\/12.452011"},{"issue":"10","key":"9727_CR57","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1109\/TCSII.2005.851776","volume":"52","author":"F Xu","year":"2005","unstructured":"F. Xu, C.H. Chang, C.C. Jong, Contention resolution algorithm for common subexpression elimination in digital filter design. IEEE Trans. Circuits Syst. II: Express Briefs 52(10), 695\u2013700 (2005)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"6","key":"9727_CR58","doi-asserted-by":"crossref","first-page":"545","DOI":"10.4218\/etrij.04.0804.0010","volume":"26","author":"SH Yoon","year":"2004","unstructured":"S.H. Yoon, J.W. Chong, C.H. Lin, An area optimization method for digital filter design. ETRI J. 26(6), 545\u2013554 (2004)","journal-title":"ETRI J."},{"issue":"3","key":"9727_CR59","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1023\/A:1008125221674","volume":"22","author":"A Yurdakul","year":"1999","unstructured":"A. Yurdakul, G. D\u00fcndar, Multiplierless realization of linear DSP transforms by using common two-term expressions. J. VLSI Signal Process. 22(3), 163\u2013172 (1999)","journal-title":"J. VLSI Signal Process."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9727-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9727-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9727-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T22:52:08Z","timestamp":1565131928000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9727-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,23]]},"references-count":59,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["9727"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9727-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,23]]}}}