{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:57Z","timestamp":1740135777916,"version":"3.37.3"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2018,4,19]],"date-time":"2018-04-19T00:00:00Z","timestamp":1524096000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Russian Federation President Grant","award":["SP - 2245.2018.5"],"award-info":[{"award-number":["SP - 2245.2018.5"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1007\/s00034-018-0815-7","type":"journal-article","created":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T22:09:43Z","timestamp":1524089383000},"page":"5178-5196","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient RNS Reverse Converters for Moduli Sets with Dynamic Ranges Up to \n                \n                  \n                \n                $$(10n+1)$$\n                \n                  \n                    \n                      (\n                      10\n                      n\n                      +\n                      1\n                      )\n                    \n                  \n                \n              -bit"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3808-8100","authenticated-orcid":false,"given":"Hector","family":"Pettenghi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5554-7693","authenticated-orcid":false,"given":"Rogerio","family":"Paludo","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Matos","sequence":"additional","affiliation":[]},{"given":"Pavel A.","family":"Lyakhov","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,19]]},"reference":[{"issue":"6","key":"815_CR1","doi-asserted-by":"publisher","first-page":"1245","DOI":"10.1109\/TCSI.2007.895515","volume":"54","author":"P Ananda Mohan","year":"2007","unstructured":"P. Ananda Mohan, A. Premkumar, RNS-to-binary converters for two four-moduli sets \n                    \n                      \n                    \n                    $$\\{2^{n}-1,2^{n},2^{n}+1,2^{n+1}-1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          ,\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            \n                              n\n                              +\n                              1\n                            \n                          \n                          -\n                          1\n                          }\n                        \n                      \n                    \n                   and \n                    \n                      \n                    \n                    $$\\{2^{n}-1,2^{n},2^{n}+1,2^{n+1}+1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          ,\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            \n                              n\n                              +\n                              1\n                            \n                          \n                          +\n                          1\n                          }\n                        \n                      \n                    \n                  . IEEE Trans. Circuits Syst. I Regul. Pap. 54(6), 1245\u20131254 (2007). \n                    https:\/\/doi.org\/10.1109\/TCSI.2007.895515","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"5","key":"815_CR2","doi-asserted-by":"publisher","first-page":"1041","DOI":"10.1109\/TCSI.2007.890623","volume":"54","author":"B Cao","year":"2007","unstructured":"B. Cao, C.H. Chang, T. Srikanthan, A residue-to-binary converter for a new five-moduli set. IEEE Trans. Circuits Syst. I Regul. Pap. 54(5), 1041\u20131049 (2007). \n                    https:\/\/doi.org\/10.1109\/TCSI.2007.890623","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"815_CR3","doi-asserted-by":"publisher","unstructured":"R. Chaves, L. Sousa, \n                    \n                      \n                    \n                    $$\\{2^n+1$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                        \n                      \n                    \n                  ,\n                    \n                      \n                    \n                    $$2^{n+k}$$\n                    \n                      \n                        \n                          2\n                          \n                            n\n                            +\n                            k\n                          \n                        \n                      \n                    \n                  ,\n                    \n                      \n                    \n                    $$2^n-1\\}$$\n                    \n                      \n                        \n                          \n                            2\n                            n\n                          \n                          \n                            -\n                            1\n                            }\n                          \n                        \n                      \n                    \n                  : a new RNS moduli set extension. in Digital System Design, 2004. DSD 2004. Euromicro Symposium on (2004), pp. 210\u2013217. \n                    https:\/\/doi.org\/10.1109\/DSD.2004.1333279","DOI":"10.1109\/DSD.2004.1333279"},{"key":"815_CR4","doi-asserted-by":"publisher","unstructured":"R. de\u00a0Matos, R. Paludo, N. Chervyakov, P.A. Lyakhov, H. Pettenghi, Efficient implementation of modular multiplication by constants applied to rns reverse converters, in 2017 IEEE International Symposium on Circuits and Systems (ISCAS) (2017), pp. 1\u20134. \n                    https:\/\/doi.org\/10.1109\/ISCAS.2017.8050779","DOI":"10.1109\/ISCAS.2017.8050779"},{"issue":"2","key":"815_CR5","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1109\/TC.2005.26","volume":"54","author":"G Dimitrakopoulos","year":"2005","unstructured":"G. Dimitrakopoulos, D. Nikolos, High-speed parallel-prefix VLSI Ling adders. IEEE Trans. Comput. 54(2), 225\u2013231 (2005). \n                    https:\/\/doi.org\/10.1109\/TC.2005.26","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"815_CR6","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1109\/TVLSI.2004.840400","volume":"13","author":"A Hiasat","year":"2005","unstructured":"A. Hiasat, VLSI implementation of new arithmetic residue to binary decoders. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(1), 153\u2013158 (2005). \n                    https:\/\/doi.org\/10.1109\/TVLSI.2004.840400","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"815_CR7","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1109\/TCSI.2016.2612723","volume":"64","author":"A Hiasat","year":"2017","unstructured":"A. Hiasat, A reverse converter and sign detectors for an extended rns five-moduli set. IEEE Trans. Circuits Syst. I Regul. Pap. 64(1), 111\u2013121 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"17","key":"815_CR8","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1587\/elex.5.672","volume":"5","author":"M Hosseinzadeh","year":"2008","unstructured":"M. Hosseinzadeh, A. Molahosseini, K. Navi, An improved reverse converter for the moduli set \n                    \n                      \n                    \n                    $$\\{2^n-1,2^n,2^n+1, 2^{n+1}-1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          ,\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            \n                              n\n                              +\n                              1\n                            \n                          \n                          -\n                          1\n                          }\n                        \n                      \n                    \n                  . Trans. IEICE Electron. Express 5(17), 672\u2013677 (2008)","journal-title":"Trans. IEICE Electron. Express"},{"issue":"4","key":"815_CR9","doi-asserted-by":"publisher","first-page":"823","DOI":"10.1109\/TCSI.2009.2026681","volume":"57","author":"A Molahosseini","year":"2010","unstructured":"A. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei, S. Timarchi, Efficient reverse converter designs for the new 4-moduli sets \n                    \n                      \n                    \n                    $$\\{2^{n}-1,2^{n},2^{n}+1,2^{2n+1}-1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          ,\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                              +\n                              1\n                            \n                          \n                          -\n                          1\n                          }\n                        \n                      \n                    \n                   and \n                    \n                      \n                    \n                    $$\\{2^{n}-1,2^{n}+1,2^{2n},2^{2n}+1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                            \n                          \n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                            \n                          \n                          +\n                          1\n                          }\n                        \n                      \n                    \n                   based on new CRTs. IEEE Trans. Circuits Syst. I Regul. Pap. 57(4), 823\u2013835 (2010). \n                    https:\/\/doi.org\/10.1109\/TCSI.2009.2026681","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"815_CR10","doi-asserted-by":"publisher","unstructured":"H. Pettenghi, R. de\u00a0Matos, A. Molahosseini, RNS reverse converters for moduli sets with dynamic ranges of \n                    \n                      \n                    \n                    $$9n$$\n                    \n                      \n                        \n                          9\n                          n\n                        \n                      \n                    \n                  -bit, in 2016 IEEE 7th Latin American Symposium on Circuits Systems (LASCAS) (2016), pp. 143\u2013146. \n                    https:\/\/doi.org\/10.1109\/LASCAS.2016.7451030","DOI":"10.1109\/LASCAS.2016.7451030"},{"issue":"12","key":"815_CR11","doi-asserted-by":"publisher","first-page":"877","DOI":"10.1109\/TCSII.2013.2286433","volume":"60","author":"H Pettenghi","year":"2013","unstructured":"H. Pettenghi, R. Chaves, L. Sousa, Method to design general RNS reverse converters for extended moduli sets. IEEE Trans. Circuits Syst. II Express Briefs 60(12), 877\u2013881 (2013). \n                    https:\/\/doi.org\/10.1109\/TCSII.2013.2286433","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"6","key":"815_CR12","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/TCSI.2012.2220460","volume":"60","author":"H Pettenghi","year":"2013","unstructured":"H. Pettenghi, R. Chaves, L. Sousa, RNS reverse converters for moduli sets with dynamic ranges up to \n                    \n                      \n                    \n                    $$(8n+1)$$\n                    \n                      \n                        \n                          (\n                          8\n                          n\n                          +\n                          1\n                          )\n                        \n                      \n                    \n                  -bit. IEEE Trans. Circuits Syst. I Regul. Pap. 60(6), 1487\u20131500 (2013). \n                    https:\/\/doi.org\/10.1109\/TCSI.2012.2220460","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"815_CR13","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1016\/j.vlsi.2016.02.004","volume":"55","author":"H Pettenghi","year":"2016","unstructured":"H. Pettenghi, R. Chaves, R.D. Matos, L. Sousa, Method for designing two levels RNS reverse converters for large dynamic ranges. Integr. VLSI J. 55, 22\u201329 (2016). \n                    https:\/\/doi.org\/10.1016\/j.vlsi.2016.02.004","journal-title":"Integr. VLSI J."},{"key":"815_CR14","doi-asserted-by":"publisher","unstructured":"S. Piestrak, K. Berezowski, Design of residue multipliers-accumulators using periodicity, in Signals and Systems Conference, 208 (ISSC 2008). (IET Irish, 2008), pp. 380\u2013385. \n                    https:\/\/doi.org\/10.1049\/cp:20080692","DOI":"10.1049\/cp:20080692"},{"key":"815_CR15","doi-asserted-by":"publisher","unstructured":"A. Skavantzos, An efficient residue to weighted converter for a new residue number system, in VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on (1998), pp. 185\u2013191. \n                    https:\/\/doi.org\/10.1109\/GLSV.1998.665223","DOI":"10.1109\/GLSV.1998.665223"},{"issue":"4","key":"815_CR16","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1109\/TCSII.2012.2188456","volume":"59","author":"L Sousa","year":"2012","unstructured":"L. Sousa, S. Antao, MRC-based RNS reverse converters for the four-moduli sets \n                    \n                      \n                    \n                    $$\\{2^{n}+1, 2^{n}-1, 2^{n}, 2^{2n+1}-1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                              +\n                              1\n                            \n                          \n                          -\n                          1\n                          }\n                        \n                      \n                    \n                   and \n                    \n                      \n                    \n                    $$\\{2^{n}+1, 2^{n}-1, 2^{2n}, 2^{2n+1}-1\\}$$\n                    \n                      \n                        \n                          {\n                          \n                            2\n                            n\n                          \n                          +\n                          1\n                          ,\n                          \n                            2\n                            n\n                          \n                          -\n                          1\n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                            \n                          \n                          ,\n                          \n                            2\n                            \n                              2\n                              n\n                              +\n                              1\n                            \n                          \n                          -\n                          1\n                          }\n                        \n                      \n                    \n                  . IEEE Trans. Circuits Syst. I Express Briefs 59(4), 244\u2013248 (2012). \n                    https:\/\/doi.org\/10.1109\/TCSII.2012.2188456","journal-title":"IEEE Trans. Circuits Syst. I Express Briefs"},{"key":"815_CR17","series-title":"McGraw-Hill series in information processing and computers","volume-title":"Residue Arithmetic and Its Applications to Computer Technology","author":"N Szab\u00f3","year":"1967","unstructured":"N. Szab\u00f3, R. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill series in information processing and computers (McGraw-Hill, New York, 1967)"},{"issue":"10","key":"815_CR18","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/12.257703","volume":"42","author":"A Tyagi","year":"1993","unstructured":"A. Tyagi, A reduced-area scheme for carry-select adders. IEEE Trans. Computers 42(10), 1163\u20131170 (1993). \n                    https:\/\/doi.org\/10.1109\/12.257703","journal-title":"IEEE Trans. Computers"},{"key":"815_CR19","unstructured":"Virtual Silicon Technology, Inc, UMC high density standards cells library \n                    \n                      \n                    \n                    $$90n$$\n                    \n                      \n                        \n                          90\n                          n\n                        \n                      \n                    \n                  m CMOS process (2010)"},{"issue":"3","key":"815_CR20","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/82.826745","volume":"47","author":"Y Wang","year":"2000","unstructured":"Y. Wang, Residue-to-binary converters based on new Chinese remainder theorems. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47(3), 197\u2013205 (2000). \n                    https:\/\/doi.org\/10.1109\/82.826745","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"815_CR21","doi-asserted-by":"publisher","unstructured":"R. Zimmermann, Efficient VLSI implementation of modulo \n                    \n                      \n                    \n                    $$(2^n \\pm 1)$$\n                    \n                      \n                        \n                          (\n                          \n                            2\n                            n\n                          \n                          \u00b1\n                          1\n                          )\n                        \n                      \n                    \n                   addition and multiplication, in Proceedings 14th IEEE Symposium on Computer Arithmetic (1999), pp. 158\u2013167. \n                    https:\/\/doi.org\/10.1109\/ARITH.1999.762841","DOI":"10.1109\/ARITH.1999.762841"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0815-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0815-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0815-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:12:46Z","timestamp":1555614766000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0815-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,19]]},"references-count":21,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018,11]]}},"alternative-id":["815"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0815-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2018,4,19]]},"assertion":[{"value":"30 March 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 April 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 April 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 April 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}