{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:14:35Z","timestamp":1763457275094},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,6,15]],"date-time":"2011-06-15T00:00:00Z","timestamp":1308096000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Electr Eng"],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1007\/s00202-011-0212-8","type":"journal-article","created":{"date-parts":[[2011,6,14]],"date-time":"2011-06-14T11:14:47Z","timestamp":1308050087000},"page":"11-18","source":"Crossref","is-referenced-by-count":15,"title":["Asymmetric transistor sizing targeting radiation-hardened circuits"],"prefix":"10.1007","volume":"94","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Gilson","family":"Wirth","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[]},{"given":"Ricardo Augusto da Luz","family":"Reis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,6,15]]},"reference":[{"key":"212_CR1","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43: 2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"212_CR2","doi-asserted-by":"crossref","first-page":"1682","DOI":"10.1109\/23.25522","volume":"NS-35","author":"L Rockett","year":"1988","unstructured":"Rockett L (1988) An SEU hardened CMOS data latch design. IEEE Trans Nucl Sci NS-35(6): 1682\u20131687","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"212_CR3","doi-asserted-by":"crossref","first-page":"1471","DOI":"10.1109\/23.124134","volume":"NS-36","author":"S Whitaker","year":"1991","unstructured":"Whitaker S, Canaris J, Liu K (1991) SEU Hardened Memory Cells for a CCSDS Reed Solomon Encoder. IEEE Trans Nucl Sci NS-36(6): 1471\u20131477","journal-title":"IEEE Trans Nucl Sci"},{"key":"212_CR4","unstructured":"Mohanram K, Touba N (2003) Cost-effective approach for reducing soft error failure rate in logic circuits. In: Proceedings ITC, 2003, IEEE Computer Society, Los Alamitos"},{"key":"212_CR5","doi-asserted-by":"crossref","unstructured":"Nicolaidis M (1999) Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proceedings of 17th VLSI Test Symposium (VTS 99). IEEE Press, pp 86\u201394","DOI":"10.1109\/VTEST.1999.766651"},{"key":"212_CR6","doi-asserted-by":"crossref","unstructured":"Heijmen T, Nieuwland A (2006) Soft-error rate testing of deep- submicron integrated circuits. In: ETS\u201906: Proceedings of the Eleventh IEEE European Test Symposium (ETS\u201906). IEEE Computer Society, Washington, DC, pp 247\u2013252","DOI":"10.1109\/ETS.2006.42"},{"key":"212_CR7","doi-asserted-by":"crossref","unstructured":"Nieuwland AK, Jasarevic S, Jerin G (2006) Combinational logic soft error analysis and protection. In: IOLTS\u201906: Proceedings of the 12th IEEE International Symposium on On-Line Testing. IEEE Computer Society, Washington, DC, pp 99\u2013104","DOI":"10.1109\/IOLTS.2006.17"},{"key":"212_CR8","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","volume":"25","author":"Q Zhou","year":"2006","unstructured":"Zhou Q, Mohanram K (2006) Gate sizing to radiation harden combinational logic. IEEE Trans Comput-Aided Des Integr Circuits Syst 25: 155\u2013166","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"212_CR9","doi-asserted-by":"crossref","unstructured":"Cazeaux JM, Rossi D, Omana M, Metra C, Chatterjee A (2005) On transistor level gate sizing for increased robustness to transient faults. In: IOLTS\u201905: Proceedings of the 11th IEEE International On-Line Testing Symposium. IEEE Computer Society, Washington, DC, pp 23\u201328","DOI":"10.1109\/IOLTS.2005.49"},{"key":"212_CR10","doi-asserted-by":"crossref","unstructured":"Dhillon YS, Diril AU, Chatterjee A (2005) Soft-error tolerance analysis and optimization of nanometer circuits. In: DATE\u201905: Proceedings of the conference on Design, Automation and Test in Europe, IEEE Computer Society, Washington, DC, pp 288\u2013293","DOI":"10.1109\/DATE.2005.274"},{"key":"212_CR11","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1049\/iet-cds:20050210","volume":"1","author":"G Wirth","year":"2007","unstructured":"Wirth G, Vieira M, Kastensmidt FL (2007) Accurate and computer efficient modeling of single event transients in cmos circuits. IET Circuits Devices Syst 1: 137\u2013142","journal-title":"IET Circuits Devices Syst"},{"key":"212_CR12","unstructured":"Jasarevic S, Jerin G (2005) Automated soft error analysis and protection in combinational logic circuits. Master thesis. Lund University, Sweden"},{"key":"212_CR13","doi-asserted-by":"crossref","unstructured":"Messenger G (1982) Collection of charge on junction nodes from ion tracks. In: Proceedings of the IEEE Transactions on Nuclear Science. pp 2024\u20132031","DOI":"10.1109\/TNS.1982.4336490"},{"issue":"3","key":"212_CR14","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1016\/j.microrel.2007.01.085","volume":"48","author":"G Wirth","year":"2008","unstructured":"Wirth G, Vieira M, Neto EH, Kastensmidt FL (2008) Modeling the sensitivity of cmos circuits to radiation induced single event transients. Microelectron Reliab 48(3): 29\u201336","journal-title":"Microelectron Reliab"},{"key":"212_CR15","unstructured":"Weisstein EW (2007) Bisection. From Math-World\u2014a Wolfram Web Resource. Available in http:\/\/mathworld.wolfram.com\/Bisection.html"},{"key":"212_CR16","unstructured":"ASU (2007) Predictive technology model. nanoscale integration and modeling (nimo) group. Available in http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"212_CR17","unstructured":"Wirth G, Ribeiro I, Kastensmidt FL (2008) Single event transients in logic circuits\u2014evidence for load induced pulse broadening. In: 2008 IEEE Nuclear and Space Radiation Effects Conference (NSREC). Tucson, 15\u201318 July"},{"key":"212_CR18","unstructured":"West N, Esraghian K (1993) Principles of CMOS VLSI design\u2014a systems perspective. Addison-Wesley Publishing Company"}],"container-title":["Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00202-011-0212-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00202-011-0212-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00202-011-0212-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T18:26:58Z","timestamp":1560277618000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00202-011-0212-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,15]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,3]]}},"alternative-id":["212"],"URL":"https:\/\/doi.org\/10.1007\/s00202-011-0212-8","relation":{},"ISSN":["0948-7921","1432-0487"],"issn-type":[{"value":"0948-7921","type":"print"},{"value":"1432-0487","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6,15]]}}}