{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T03:41:03Z","timestamp":1740109263033,"version":"3.37.3"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T00:00:00Z","timestamp":1573430400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T00:00:00Z","timestamp":1573430400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100005856","name":"Faculdade de Ci\u00eancias e Tecnologia, Universidade Nova de Lisboa","doi-asserted-by":"publisher","award":["UID\/CEC\/50021\/2013","PTDC\/EEISCR\/1743\/2014"],"award-info":[{"award-number":["UID\/CEC\/50021\/2013","PTDC\/EEISCR\/1743\/2014"]}],"id":[{"id":"10.13039\/501100005856","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Distrib. Comput."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1007\/s00446-019-00363-1","type":"journal-article","created":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T16:03:22Z","timestamp":1573488202000},"page":"327-348","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Extending hardware transactional memory capacity via rollback-only transactions and suspend\/resume"],"prefix":"10.1007","volume":"33","author":[{"given":"Shady","family":"Issa","sequence":"first","affiliation":[]},{"given":"Pascal","family":"Felber","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Matveev","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Romano","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,11]]},"reference":[{"key":"363_CR1","doi-asserted-by":"publisher","unstructured":"Afek, Y., Levy, A., Morrison, A.: Programming with hardware lock elision. In: Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201913, pp. 295\u2013296. ACM, New York (2013). https:\/\/doi.org\/10.1145\/2442516.2442552","DOI":"10.1145\/2442516.2442552"},{"key":"363_CR2","doi-asserted-by":"publisher","unstructured":"Arbel, M., Attiya, H.: Concurrent updates with RCU: Search tree as an example. In: Proceedings of the 2014 ACM Symposium on Principles of Distributed Computing, PODC \u201914, pp. 196\u2013205. ACM, New York (2014). https:\/\/doi.org\/10.1145\/2611462.2611471","DOI":"10.1145\/2611462.2611471"},{"key":"363_CR3","first-page":"397","volume":"3","author":"P Auer","year":"2003","unstructured":"Auer, P.: Using confidence bounds for exploitation-exploration trade-offs. J. Mach. Learn. Res. 3, 397\u2013422 (2003)","journal-title":"J. Mach. Learn. Res."},{"key":"363_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-015-3711-7","volume-title":"Bandit Problems","author":"D Berry","year":"1985","unstructured":"Berry, D., Fristedt, B.: Bandit Problems. Chapman and Hall, London (1985)"},{"key":"363_CR5","unstructured":"Boehm, H., Gottschlich, J., Luchangco, V., Michael, M., Moir, M., Nelson, C., Riegel, T., Shpeisman, T., Wong, M.: Transactional language constructs for C++. ISO\/IEC JTC1\/SC22 WG21 (C++) (2012)"},{"key":"363_CR6","doi-asserted-by":"publisher","unstructured":"Cain, H.W., Michael, M.M., Frey, B., May, C., Williams, D., Le, H.: Robust architectural support for transactional memory in the power architecture. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA \u201913, pp. 225\u2013236. ACM, New York (2013). https:\/\/doi.org\/10.1145\/2485922.2485942","DOI":"10.1145\/2485922.2485942"},{"key":"363_CR7","unstructured":"Calciu, I., Shpeisman, T., Pokam, G., Herlihy, M.: Improved single global lock fallback for best-effort hardware transactional memory. In: 9th ACM SIGPLAN Wkshp. on Transactional Computing (2014)"},{"key":"363_CR8","doi-asserted-by":"publisher","unstructured":"Clements, A.T., Kaashoek, M.F., Zeldovich, N.: Scalable address spaces using RCU balanced trees. In: Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVII, pp. 199\u2013210. ACM, New York (2012). https:\/\/doi.org\/10.1145\/2150976.2150998","DOI":"10.1145\/2150976.2150998"},{"key":"363_CR9","doi-asserted-by":"publisher","unstructured":"Dalessandro, L., Carouge, F., White, S., Lev, Y., Moir, M., Scott, M.L., Spear, M.F.: Hybrid NOrec: A case study in the effectiveness of best effort hardware transactional memory. In: Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVI, pp. 39\u201352. ACM, New York (2011). https:\/\/doi.org\/10.1145\/1950365.1950373","DOI":"10.1145\/1950365.1950373"},{"key":"363_CR10","doi-asserted-by":"publisher","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XII, pp. 336\u2013346. ACM, New York (2006). https:\/\/doi.org\/10.1145\/1168857.1168900","DOI":"10.1145\/1168857.1168900"},{"issue":"5","key":"363_CR11","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1016\/j.peva.2011.05.002","volume":"69","author":"P Di Sanzo","year":"2012","unstructured":"Di Sanzo, P., Ciciani, B., Palmieri, R., Quaglia, F., Romano, P.: On the analytical modeling of concurrency control algorithms for software transactional memories: the case of commit-time-locking. Perform. Eval. 69(5), 187\u2013205 (2012). https:\/\/doi.org\/10.1016\/j.peva.2011.05.002","journal-title":"Perform. Eval."},{"key":"363_CR12","unstructured":"di\u00a0Sanzo, P., Quaglia, F., Palmieri, R.: Analytical modelling of commit-time-locking algorithms for software transactional memories. In: Int. CMG Conference (2010)"},{"key":"363_CR13","unstructured":"Dice, D., Harris, T.L., Kogan, A., Lev, Y., Moir, M.: Hardware extensions to make lazy subscription safe. CoRR arXiv:1407.6968 (2014)"},{"key":"363_CR14","doi-asserted-by":"publisher","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XIV, pp. 157\u2013168. ACM, New York (2009). https:\/\/doi.org\/10.1145\/1508244.1508263","DOI":"10.1145\/1508244.1508263"},{"key":"363_CR15","doi-asserted-by":"publisher","unstructured":"Dice, D., Shavit, N.: Understanding tradeoffs in software transactional memory. In: Proceedings of the International Symposium on Code Generation and Optimization, CGO \u201907, pp. 21\u201333. IEEE Computer Society, Washington, DC (2007). https:\/\/doi.org\/10.1109\/CGO.2007.38","DOI":"10.1109\/CGO.2007.38"},{"key":"363_CR16","unstructured":"Diegues, N., Romano, P.: Self-tuning intel transactional synchronization extensions. In: 11th International Conference on Autonomic Computing (ICAC 14), pp. 209\u2013219. USENIX Association, Philadelphia (2014). https:\/\/www.usenix.org\/conference\/icac14\/technical-sessions\/presentation\/diegues"},{"key":"363_CR17","doi-asserted-by":"publisher","unstructured":"Diegues, N., Romano, P., Garbatov, S.: Seer: probabilistic scheduling for hardware transactional memory. In: Proceedings of the 27th ACM Symposium on Parallelism in Algorithms and Architectures, SPAA \u201915, pp. 224\u2013233. ACM, New York (2015). https:\/\/doi.org\/10.1145\/2755573.2755578. http:\/\/doi.acm.org.focus.lib.kth.se\/10.1145\/2755573.2755578","DOI":"10.1145\/2755573.2755578"},{"key":"363_CR18","doi-asserted-by":"publisher","unstructured":"Diegues, N., Romano, P., Rodrigues, L.: Virtues and limitations of commodity hardware transactional memory. In: Proceedings of the 23rd International Conference on Parallel Architectures and Compilation, PACT \u201914, pp. 3\u201314. ACM, New York (2014). https:\/\/doi.org\/10.1145\/2628071.2628080","DOI":"10.1145\/2628071.2628080"},{"key":"363_CR19","unstructured":"Evan Jones: tpccbench. https:\/\/github.com\/evanj\/tpccbench (2007). Accessed 23 Sept 2019"},{"key":"363_CR20","doi-asserted-by":"publisher","unstructured":"Felber, P., Issa, S., Matveev, A., Romano, P.: Hardware read-write lock elision. In: Proceedings of the Eleventh European Conference on Computer Systems, EuroSys \u201916, pp. 34:1\u201334:15. ACM, New York (2016). https:\/\/doi.org\/10.1145\/2901318.2901346","DOI":"10.1145\/2901318.2901346"},{"key":"363_CR21","unstructured":"Garivier, A., Moulines, E.: On upper-confidence bound policies for switching bandit problems. In: Proceedings of the 22nd International Conference on Algorithmic Learning Theory, ALT\u201911, pp. 174\u2013188. Springer, Berlin (2011). http:\/\/dl.acm.org\/citation.cfm?id=2050345.2050365"},{"key":"363_CR22","doi-asserted-by":"publisher","unstructured":"Goel, B., Titos-Gil, R., Negi, A., McKee, S.A., Stenstrom, P.: Performance and energy analysis of the restricted transactional memory implementation on haswell. In: 2014 IEEE 28th International Parallel and Distributed Processing Symposium, pp. 615\u2013624 (2014). https:\/\/doi.org\/10.1109\/IPDPS.2014.70","DOI":"10.1109\/IPDPS.2014.70"},{"key":"363_CR23","doi-asserted-by":"publisher","unstructured":"Guerraoui, R., Kapalka, M.: On the correctness of transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201908, pp. 175\u2013184. ACM, New York (2008). https:\/\/doi.org\/10.1145\/1345206.1345233","DOI":"10.1145\/1345206.1345233"},{"key":"363_CR24","unstructured":"Harris, T.L.: A pragmatic implementation of non-blocking linked-lists. In: Proceedings of the 15th International Conference on Distributed Computing, DISC \u201901, pp. 300\u2013314. Springer, London (2001). http:\/\/dl.acm.org\/citation.cfm?id=645958.676105"},{"issue":"12","key":"363_CR25","doi-asserted-by":"publisher","first-page":"1270","DOI":"10.1016\/j.jpdc.2007.04.010","volume":"67","author":"TE Hart","year":"2007","unstructured":"Hart, T.E., McKenney, P.E., Brown, A.D., Walpole, J.: Performance of memory reclamation for lockless synchronization. J. Parallel Distrib. Comput. 67(12), 1270\u20131285 (2007). https:\/\/doi.org\/10.1016\/j.jpdc.2007.04.010","journal-title":"J. Parallel Distrib. Comput."},{"key":"363_CR26","unstructured":"Issa, S.: P8TM source code and benchmarks. https:\/\/github.com\/shadyalaa\/POWER8TM (2017). Accessed 23 Sept 2019"},{"key":"363_CR27","doi-asserted-by":"publisher","unstructured":"Jacobi, C., Slegel, T., Greiner, D.: Transactional memory architecture and implementation for IBM System Z. In: Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-45, pp. 25\u201336. IEEE Computer Society, Washington, DC (2012). https:\/\/doi.org\/10.1109\/MICRO.2012.12","DOI":"10.1109\/MICRO.2012.12"},{"key":"363_CR28","unstructured":"Java docs: ReentrantReadWriteLock. https:\/\/docs.oracle.com\/javase\/7\/docs\/api\/java\/util\/concurrent\/locks\/ReentrantReadWriteLock.html (2018). Accessed 23 Sept 2019"},{"key":"363_CR29","doi-asserted-by":"publisher","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid transactional memory. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201906, pp. 209\u2013220. ACM, New York (2006). https:\/\/doi.org\/10.1145\/1122971.1123003","DOI":"10.1145\/1122971.1123003"},{"key":"363_CR30","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1016\/0196-8858(85)90002-8","volume":"6","author":"T Lai","year":"1985","unstructured":"Lai, T., Robbins, H.: Asymptotically efficient adaptive allocation rules. Adv. Appl. Math. 6, 4\u201322 (1985)","journal-title":"Adv. Appl. Math."},{"issue":"1","key":"363_CR31","doi-asserted-by":"publisher","first-page":"8:1","DOI":"10.1147\/JRD.2014.2380199","volume":"59","author":"HQ Le","year":"2015","unstructured":"Le, H.Q., Guthrie, G.L., Williams, D.E., Michael, M.M., Frey, B.G., Starke, W.J., May, C., Odaira, R., Nakaike, T.: Transactional memory support in the IBM POWER8 processor. IBM J. Res. Dev. 59(1), 8:1\u20138:14 (2015). https:\/\/doi.org\/10.1147\/JRD.2014.2380199","journal-title":"IBM J. Res. Dev."},{"key":"363_CR32","doi-asserted-by":"publisher","unstructured":"Marathe, V.J., Scherer, W.N., Scott, M.L.: Adaptive software transactional memory. In: Proceedings of the 19th International Conference on Distributed Computing, DISC\u201905, pp. 354\u2013368. Springer, Berlin (2005). https:\/\/doi.org\/10.1007\/11561927_26","DOI":"10.1007\/11561927_26"},{"key":"363_CR33","doi-asserted-by":"publisher","unstructured":"Matveev, A., Shavit, N.: Reduced Hardware NOrec: a safe and scalable hybrid transactional memory. In: Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS \u201915, pp. 59\u201371. ACM, New York (2015). https:\/\/doi.org\/10.1145\/2694344.2694393","DOI":"10.1145\/2694344.2694393"},{"key":"363_CR34","unstructured":"Mckenney, P.E., Slingwine, J.D.: Read-copy update: using execution history to solve concurrency problems. In: Parallel and Distributed Computing and Systems, pp. 509\u2013518. Las Vegas, NV (1998)"},{"key":"363_CR35","unstructured":"McKenney, P.E., Walpole, J.: What is RCU, fundamentally? https:\/\/lwn.net\/Articles\/262464\/ (2007). Accessed 23 Sept 2019"},{"key":"363_CR36","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: Stamp: Stanford transactional applications for multi-processing. In: IEEE International Symposium on Workload Characterization, 2008. IISWC 2008, pp. 35\u201346. IEEE (2008)"},{"key":"363_CR37","doi-asserted-by":"publisher","unstructured":"Nakaike, T., Odaira, R., Gaudet, M., Michael, M.M., Tomari, H.: Quantitative comparison of hardware transactional memory for Blue Gene\/Q, zEnterprise EC12, Intel Core, and POWER8. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, ISCA \u201915, pp. 144\u2013157. ACM, New York (2015). https:\/\/doi.org\/10.1145\/2749469.2750403","DOI":"10.1145\/2749469.2750403"},{"key":"363_CR38","unstructured":"Nussbaum, D., Lev, Y., Moir, M.: PhTM: Phased transactional memory. In: The Second ACM SIGPLAN Workshop on Transactional Computing, TRANSACT \u201907. ACM, New York (2007). https:\/\/urresearch.rochester.edu\/institutionalPublicationPublicView.action?institutionalItemId=4058"},{"key":"363_CR39","doi-asserted-by":"publisher","unstructured":"Ortner, R., Ryabko, D., Auer, P., Munos, R.: Regret bounds for restless markov bandits. In: Proceedings of the 23rd International Conference on Algorithmic Learning Theory, ALT\u201912, pp. 214\u2013228. Springer, Berlin (2012). https:\/\/doi.org\/10.1007\/978-3-642-34106-9_19","DOI":"10.1007\/978-3-642-34106-9_19"},{"key":"363_CR40","doi-asserted-by":"publisher","unstructured":"Raminhas, P., Issa, T., Romano, P.: Enhancing efficiency of hybrid transactional memory via dynamic data partitioning schemes. In: Proceedings of the 18th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGrid \u201918, pp. 1\u201311 (2018). https:\/\/doi.org\/10.1109\/CCGRID.2018.94","DOI":"10.1109\/CCGRID.2018.94"},{"key":"363_CR41","doi-asserted-by":"publisher","unstructured":"Rossbach, C.J., Hofmann, O.S., Witchel, E.: Is transactional programming actually easier? In: Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201910, pp. 47\u201356. ACM, New York (2010). https:\/\/doi.org\/10.1145\/1693453.1693462","DOI":"10.1145\/1693453.1693462"},{"key":"363_CR42","unstructured":"Stonebraker, M., Madden, S., Abadi, D.J., Harizopoulos, S., Hachem, N., Helland, P.: The end of an architectural era: (it\u2019s time for a complete rewrite). In: Proceedings of the 33rd International Conference on Very Large Data Bases, VLDB \u201907, pp. 1150\u20131160. VLDB Endowment (2007). http:\/\/dl.acm.org\/citation.cfm?id=1325851.1325981"},{"key":"363_CR43","unstructured":"TPC Council: TPC-C Benchmark. http:\/\/www.tpc.org\/tpcc (2011). Accessed 23 Sept 2019"},{"key":"363_CR44","doi-asserted-by":"publisher","unstructured":"Wang, A., Gaudet, M., Wu, P., Amaral, J.N., Ohmacht, M., Barton, C., Silvera, R., Michael, M.: Evaluation of Blue Gene\/Q hardware support for transactional memories. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, PACT \u201912, pp. 127\u2013136. ACM, New York (2012). https:\/\/doi.org\/10.1145\/2370816.2370836","DOI":"10.1145\/2370816.2370836"},{"issue":"4","key":"363_CR45","doi-asserted-by":"publisher","first-page":"54:1","DOI":"10.1145\/2086696.2086733","volume":"8","author":"Q Wang","year":"2012","unstructured":"Wang, Q., Kulkarni, S., Cavazos, J., Spear, M.: A transactional memory with automatic performance tuning. ACM Trans. Archit. Code Optim. 8(4), 54:1\u201354:23 (2012). https:\/\/doi.org\/10.1145\/2086696.2086733","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"363_CR46","doi-asserted-by":"publisher","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of Intel\u00ae transactional synchronization extensions for high-performance computing. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC \u201913, pp. 19:1\u201319:11. ACM, New York (2013). https:\/\/doi.org\/10.1145\/2503210.2503232","DOI":"10.1145\/2503210.2503232"},{"key":"363_CR47","doi-asserted-by":"publisher","unstructured":"Yu, J.Y., Mannor, S.: Piecewise-stationary bandit problems with side observations. In: Proceedings of the 26th Annual International Conference on Machine Learning, ICML \u201909, pp. 1177\u20131184. ACM, New York (2009). https:\/\/doi.org\/10.1145\/1553374.1553524","DOI":"10.1145\/1553374.1553524"}],"container-title":["Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-019-00363-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00446-019-00363-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-019-00363-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:26:23Z","timestamp":1604967983000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00446-019-00363-1"}},"subtitle":["POWER8 TM"],"short-title":[],"issued":{"date-parts":[[2019,11,11]]},"references-count":47,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2020,6]]}},"alternative-id":["363"],"URL":"https:\/\/doi.org\/10.1007\/s00446-019-00363-1","relation":{},"ISSN":["0178-2770","1432-0452"],"issn-type":[{"type":"print","value":"0178-2770"},{"type":"electronic","value":"1432-0452"}],"subject":[],"published":{"date-parts":[[2019,11,11]]},"assertion":[{"value":"15 January 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 October 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}