{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T15:40:11Z","timestamp":1736005211389,"version":"3.32.0"},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10470-005-1150-z","type":"journal-article","created":{"date-parts":[[2005,9,26]],"date-time":"2005-09-26T06:06:01Z","timestamp":1127714761000},"page":"219-230","source":"Crossref","is-referenced-by-count":2,"title":["Error Correcting Encoders for Parallel-Type ADCs"],"prefix":"10.1007","volume":"45","author":[{"given":"Paula","family":"Pereira","sequence":"first","affiliation":[]},{"given":"Jorge R.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Manuel M.","family":"Silva","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1150_CR1","doi-asserted-by":"crossref","unstructured":"R. van de Plassche and P. Baltus, \u201cAn 8-bit 100-MHz full Nyquist analog-to-digital converter.\u201d IEEE J. Solid-State Circ., vol. 23, pp. 1334\u20131344, Dec. 1988.","DOI":"10.1109\/4.90029"},{"key":"1150_CR2","doi-asserted-by":"crossref","unstructured":"J. Fernandes and M. Silva, \u201cError analysis of parallel analog to digital converters,\u201d in Proc. IEEE ISCAS'94, May 1994, vol. 5, pp. 341\u2013344.","DOI":"10.1109\/ISCAS.1994.409377"},{"key":"1150_CR3","doi-asserted-by":"crossref","unstructured":"J. Fernandes and M. Silva, \u201cStatic and dynamic nonideal performance of folding ADCs.\u201d Special Issue on ADC Modelling and Testing of Measurement Journal (Elsevier), vol. 31\/1, pp. 23\u201333, Jan. 2002.","DOI":"10.1016\/S0263-2241(01)00013-6"},{"key":"1150_CR4","doi-asserted-by":"crossref","unstructured":"C. Mangelsdorf, \u201cA 400-MHz input flash converter with error correction.\u201d IEEE J. Solid-State Circ., vol. 25, pp. 184\u2013191, Feb. 1990.","DOI":"10.1109\/4.50302"},{"key":"1150_CR5","doi-asserted-by":"crossref","unstructured":"V.E. Garuts, Y.S. Yu, E.O. Traa, and T. Yamaguchi, \u201cA dual 4-bit 2-Gs\/s full Nyquist analog-to-digital converter using a 70-ps silicon bipolar technology with borosenic-poly process and coupling-base implant.\u201d IEEE J. Solid-State Circ., vol. 24, pp. 216\u2013222, Apr. 1989.","DOI":"10.1109\/4.18579"},{"key":"1150_CR6","doi-asserted-by":"crossref","unstructured":"F. Kaess, R. Kanan, B. Hochet, and M. Declercq, \u201cNew encoding scheme for high-speed flash ADCs,\u201d in Proc. IEEE ISCAS'97, June 1997, vol. 1, pp. 5\u20138.","DOI":"10.1109\/ISCAS.1997.608492"},{"key":"1150_CR7","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C. Wallace","year":"1964","unstructured":"C. Wallace, \u201cA suggestion for a fast multiplier.\u201d IEEE Trans. on Electronic Computers, vol. 13, pp. 14\u201317, 1964.","journal-title":"IEEE Trans. on Electronic Computers"},{"key":"1150_CR8","doi-asserted-by":"crossref","unstructured":"C. Donovan and M. Flynn, \u201cA \u201cdigital\u201d 6-bit ADC in 0.25-\u03bcm CMOS.\u201d IEEE J. Solid-State Circ., vol. 37, pp. 432\u2013437, Apr. 2002.","DOI":"10.1109\/4.987096"},{"key":"1150_CR9","doi-asserted-by":"crossref","unstructured":"K. Ono, T. Matsuura, et al., \u201cError supressing encode logic of FCDL in a 6-bit flash ADC converter.\u201d IEEE J. Solid-State Circ., vol. 32, pp. 1460\u20131464, Sep. 1997.","DOI":"10.1109\/4.628765"},{"key":"1150_CR10","doi-asserted-by":"crossref","unstructured":"R.T. Silva and J. Fernandes, \u201cA low-power CMOS folding and interpolation A\/D converter with error correction.\u201d Proc. IEEE ISCAS'03, vol. I, pp. 949\u2013952, May 2003.","DOI":"10.1109\/ISCAS.2003.1205722"},{"key":"1150_CR11","unstructured":"E. Albuquerque and M. Silva, \u201cA new low-noise logic family for mixed-signal integrated circuits.\u201d IEEE Trans. Circ. And Systems-I, vol. 46, pp. 1498\u20131500, Dec. 1999."},{"key":"1150_CR12","doi-asserted-by":"crossref","unstructured":"E. Albuquerque and M. Silva, \u201cA comparison by simulation and by measurement of the substrate noise generated by CMOS, CSL, and CBL digital circuits.\u201d IEEE Trans. Circ. and Systems-I, vol. 52, pp. 734\u2013741, April 2005.","DOI":"10.1109\/TCSI.2005.844110"}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-005-1150-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-005-1150-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-005-1150-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T15:14:32Z","timestamp":1736003672000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-005-1150-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["1150"],"URL":"https:\/\/doi.org\/10.1007\/s10470-005-1150-z","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"type":"print","value":"0925-1030"},{"type":"electronic","value":"1573-1979"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}