{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:49:48Z","timestamp":1648939788860},"reference-count":8,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,5,1]],"date-time":"2005-05-01T00:00:00Z","timestamp":1114905600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2005,5]]},"DOI":"10.1007\/s10470-005-6789-y","type":"journal-article","created":{"date-parts":[[2005,5,9]],"date-time":"2005-05-09T10:25:32Z","timestamp":1115634332000},"page":"159-170","source":"Crossref","is-referenced-by-count":0,"title":["Design and Performance of 155 Mbps Clock\/Data Recovery Circuits on Heavy Loaded PLDs"],"prefix":"10.1007","volume":"43","author":[{"given":"Rui L.","family":"Aguiar","sequence":"first","affiliation":[]},{"given":"M\u00f3nica","family":"Figueiredo","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"8","key":"CR1","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/4.777104","volume":"34","author":"T. Hsu","year":"1999","unstructured":"T. Hsu and B. Shied, \u201cAn all-digital phase-locked loop (ADPLL)-based clock recovery circuit.\u201d IEEE Journal of Solid-State Circuits, vol. 34, no. 8, pp. 1063\u20131073, 1999.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"CR2","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/4.375953","volume":"30","author":"K. Lee","year":"1995","unstructured":"K. Lee, S. Kim, G. Ahn, and D. Jeong, \u201cA CMOS serial link for fully duplexed data communications.\u201d IEEE Journal of Solid-State Circuits, vol. 30, no. 4, pp. 353\u2013364, 1995.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"CR3","unstructured":"Xilinx Inc., \u201cUsing the virtex delay-locked loop.\u201d Advanced Application Note, Version 1.31, 21, 1998."},{"key":"CR4","unstructured":"Altera Corporation, \u201cUsing the ClockLock & ClockBoost features in APEX devices.\u201d Application Note 115, 1999."},{"issue":"5","key":"CR5","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1109\/4.668986","volume":"33","author":"C. Yang","year":"1998","unstructured":"C. Yang, R. Farjad-Rad, and M. Horowitz, \u201cA 0.5 \u03bc m CMOS 4.0Gbit\/s serial link transceiver with data recovery using oversampling.\u201d IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 713\u2013722, 1998.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"CR6","volume-title":"Phase-Locked Loops, Design, Simulation & Applications","author":"E. Roland","year":"1997","unstructured":"Roland E. Best, Phase-Locked Loops, Design, Simulation & Applications, 3rd edition. McGraw-Hill, New York, 1997.","edition":"3"},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"I. Brynjolfson and Z. Zilic, \u201cDynamic clock management for low power applications in FPGAs,\u201d in Proc. Custom Integrated Circuits Conference, 2000.","DOI":"10.1109\/CICC.2000.852635"},{"key":"CR8","unstructured":"Jin-Ku Kang, \u201cPerformance analysis of oversampling data recovery circuit,\u201d IEIC Trans. Fundamentals, vol. E82-A, no. 6, 1999."}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-005-6789-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-005-6789-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-005-6789-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T17:50:44Z","timestamp":1559152244000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-005-6789-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5]]},"references-count":8,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,5]]}},"alternative-id":["6789"],"URL":"https:\/\/doi.org\/10.1007\/s10470-005-6789-y","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"value":"0925-1030","type":"print"},{"value":"1573-1979","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,5]]}}}