{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T02:13:38Z","timestamp":1648952018229},"reference-count":7,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1007\/s10470-011-9642-5","type":"journal-article","created":{"date-parts":[[2011,4,30]],"date-time":"2011-04-30T13:05:56Z","timestamp":1304168756000},"page":"133-138","source":"Crossref","is-referenced-by-count":2,"title":["Flipped-around multiply-by-two amplifier with unity feedback factor"],"prefix":"10.1007","volume":"68","author":[{"given":"M.","family":"Figueiredo","sequence":"first","affiliation":[]},{"given":"E.","family":"Santin","sequence":"additional","affiliation":[]},{"given":"J.","family":"Goes","sequence":"additional","affiliation":[]},{"given":"N.","family":"Paulino","sequence":"additional","affiliation":[]},{"given":"F. A. P.","family":"Bar\u00faqui","sequence":"additional","affiliation":[]},{"given":"A.","family":"Petraglia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,5,1]]},"reference":[{"key":"9642_CR1","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/4.261994","volume":"28","author":"AN Karanicolas","year":"1993","unstructured":"Karanicolas, A. N., Lee, H.-S., & Bacrania, K. L. (1993). A 15-b 1-Msample\/s digitally self-calibrated pipeline ADC. IEEE Journal of Solid-State Circuits, 28, 1207\u20131215.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9642_CR2","doi-asserted-by":"crossref","first-page":"828","DOI":"10.1109\/JSSC.1984.1052233","volume":"SC-19","author":"PW Li","year":"1984","unstructured":"Li, P. W., Chin, M. J., Gray, P. R., & Castello, R. (1984). A ratio-independent algorithmic analog-to-digital conversion technique. IEEE Journal of Solid-State Circuits, SC-19, 828\u2013836.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9642_CR3","doi-asserted-by":"crossref","first-page":"2139","DOI":"10.1109\/JSSC.2004.836232","volume":"39","author":"Y Chiu","year":"2004","unstructured":"Chiu, Y., Gray, P. R., & Nikolic, B. (2004). A 14-b 12-MS\/s CMOS pipeline ADC with over 100-dB SFDR. IEEE Journal of Solid-State Circuits, 39, 2139\u20132151.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9642_CR4","doi-asserted-by":"crossref","first-page":"1324","DOI":"10.1109\/4.90028","volume":"23","author":"B Song","year":"1988","unstructured":"Song, B., Tompsett, M. F., & Lakshmikumar, K. R. (1988). A 12-bit 1-Msample\/s capacitor error-averaging pipelined A\/D converter. IEEE Journal of Solid-State Circuits, 23, 1324\u20131333.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9642_CR5","unstructured":"Quinn, P., & Pribytko, M. (2003). Capacitor matching insensitive 12-bit 3.3 MS\/s algorithmic ADC in 0.25\u00a0\u03bcm CMOS. In Proc. IEEE Custom Integrated Circuits Conference (pp. 425\u2013428)."},{"key":"9642_CR6","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/TCSII.2006.884123","volume":"54","author":"J Goes","year":"2007","unstructured":"Goes, J., Pereira, J. C., Paulino, N., & Silva, M. M. (2007). Switched-capacitor multiply-by-two amplifier insensitive to component mismatches. IEEE Transactions on Circuits and Systems II: Express Briefs, 54, 29\u201333.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"9642_CR7","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/4.121557","volume":"27","author":"SH Lewis","year":"1992","unstructured":"Lewis, S. H., Fetterman, H. S., Gross, G. F., Ramachandran, R., & Viswanathan, T. R. (1992). A 10-b 20-Msample\/s analog-to-digital converter. IEEE Journal of Solid-State Circuits, 27, 351\u2013358.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-011-9642-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-011-9642-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-011-9642-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T17:51:53Z","timestamp":1559152313000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-011-9642-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,1]]},"references-count":7,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,7]]}},"alternative-id":["9642"],"URL":"https:\/\/doi.org\/10.1007\/s10470-011-9642-5","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"value":"0925-1030","type":"print"},{"value":"1573-1979","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5,1]]}}}