{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T14:05:32Z","timestamp":1648562732242},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,7,22]],"date-time":"2011-07-22T00:00:00Z","timestamp":1311292800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s10470-011-9716-4","type":"journal-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T12:20:32Z","timestamp":1311250832000},"page":"21-32","source":"Crossref","is-referenced-by-count":0,"title":["Automatic topology selection and sizing of class-D loop-filters for minimizing distortion based on an evolutionary optimization kernel"],"prefix":"10.1007","volume":"73","author":[{"given":"David","family":"Guilherme","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,7,22]]},"reference":[{"issue":"2","key":"9716_CR1","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/92.386223","volume":"3","author":"BAA Antoa","year":"1995","unstructured":"Antoa, B. A. A., & Brodersen, A. J. (1995). ARCHGEN: automated synthesis of analog systems. IEEE Transactions on VLSI Systems, 3(2), 231\u2013244.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"9716_CR2","doi-asserted-by":"crossref","unstructured":"Horta, N. C. (2002). Analogue and mixed-signal systems topologies exploration using symbolic methods. In Proceedings of the analog integrated circuits and signal processing (Vol. 31, no. 2, pp. 161\u2013176) February 2002.","DOI":"10.1023\/A:1015098112015"},{"key":"9716_CR3","unstructured":"Konczykowska, A., & Bon, M. (1998). Structural synthesis and optimization of analog circuits. In F. V. Fernandez, A. Rodriguez-Vazquez, J. Huertas, & G. Gielen (Eds.), Symbolic analysis techniques. Piscataway, NJ: IEEE Press."},{"issue":"6","key":"9716_CR4","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R Phelps","year":"2000","unstructured":"Phelps, R., Krasnicki, M., Rutenbar, R., Carley, L. R., & Hellums, J. (2000). ANACONDA: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer Aided Design, 19(6), 703\u2013717.","journal-title":"IEEE Transactions on Computer Aided Design"},{"issue":"3","key":"9716_CR5","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/TEVC.2003.808914","volume":"7","author":"G Alpaydin","year":"2003","unstructured":"Alpaydin, G., Balkir, S., & Dundar, G. (2003). An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Transactions on Evolutionary Computation, 7(3), 240\u2013252.","journal-title":"IEEE Transactions on Evolutionary Computation"},{"key":"9716_CR6","unstructured":"Medeiro, F., et al. (1994). A statistical optimization-based approach for automated sizing of analog cells. In Proceedings of the ACM\/IEEE international conference on computer-aided design (ICCAD) (pp. 594\u2013597)."},{"key":"9716_CR7","doi-asserted-by":"crossref","unstructured":"Barros, M., Neves, G., Guilherme, J., & Horta, N. C. (2003). Enhanced genetic algorithm kernel applied to a circuit-level optimization E-design environment. In Proceedings of the 10th IEEE international conference on electronics, circuits and systems (ICECS) (pp. 1046\u20131049). Sharjah-United Arab Emirates.","DOI":"10.1109\/ICECS.2003.1301689"},{"key":"9716_CR8","doi-asserted-by":"crossref","unstructured":"Barros, M., Guilherme, J., & Horta, N. C. (2007). GA-SVM feasibility model and optimization kernel applied to analog IC design automation. In Proceedings of the 17th ACM great lakes symposium on VLSI (GLSVLSI) (pp. 469\u2013472). Stresa, Italy.","DOI":"10.1145\/1228784.1228895"},{"key":"9716_CR9","doi-asserted-by":"crossref","unstructured":"Guilherme, D., Guilherme, J., & Horta, N. (2010). Automatic topology selection and sizing of Class-D loop-filters for minimizing distortion. In XIth international workshop on symbolic and numerical methods, modeling and applications to circuit design (SM2ACD). Tunis, Tunisia, October 2010.","DOI":"10.1109\/SM2ACD.2010.5672299"},{"issue":"10","key":"9716_CR10","doi-asserted-by":"crossref","first-page":"772","DOI":"10.1109\/TCSII.2010.2067771","volume":"57","author":"M Margaliot","year":"2010","unstructured":"Margaliot, M., & Weiss, G. (2010). The low-frequency distortion in D-class amplifiers. IEEE Transactions on Circuits and Systems II Express Briefs, 57(10), 772\u2013776.","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"9716_CR11","unstructured":"Risbo, L. (2005). Discrete-time modeling of continuous-time pulse-width modulator loops. In 27th International AES Conference. Hiller\u00f8d, Denmark, September 2005."},{"key":"9716_CR12","unstructured":"Risbo, L., & Neesgaard, C. (2006). PWM amplifier control loops with minimum aliasing distortion. In 120th International AES convention. Paris, France, May 2006."},{"issue":"3","key":"9716_CR13","doi-asserted-by":"crossref","first-page":"714","DOI":"10.1109\/TPEL.2008.2007956","volume":"24","author":"M H\u00f8yerby","year":"2009","unstructured":"H\u00f8yerby, M., & Andersen, M. (2009). Carrier distortion in hysteretic self-oscillating class-D audio power amplifiers: Analysis and optimization. IEEE Transactions on Power Electronics, 24(3), 714\u2013729.","journal-title":"IEEE Transactions on Power Electronics"},{"issue":"4","key":"9716_CR14","doi-asserted-by":"crossref","first-page":"706","DOI":"10.1109\/TCSI.2005.844232","volume":"52","author":"T Piessens","year":"2005","unstructured":"Piessens, T., & Steyaert, M. (2005). Behavioral analysis of self-oscillating class D line drivers. IEEE Transactions on Circuits and Systems I Regular Papers, 52(4), 706\u2013714.","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"issue":"5","key":"9716_CR15","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1109\/TEVC.2006.886801","volume":"11","author":"C Mattiussi","year":"2007","unstructured":"Mattiussi, C., & Floreano, D. (2007). Analog genetic encoding for the evolution of circuits, networks. IEEE Transactions on Evolutionary Computation, 11(5), 596\u2013607.","journal-title":"IEEE Transactions on Evolutionary Computation"},{"issue":"3","key":"9716_CR16","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1007\/s00034-008-9030-2","volume":"27","author":"E Tlelo-Cuautle","year":"2008","unstructured":"Tlelo-Cuautle, E., Duarte-Villasenor, M. A., & Guerra-Gomez, I. (2008). Automatic synthesis of VFs and VMs by applying genetic algorithms. Circuits Systems and Signal Processing, 27(3), 391\u2013403.","journal-title":"Circuits Systems and Signal Processing"}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-011-9716-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-011-9716-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-011-9716-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,13]],"date-time":"2019-06-13T05:12:45Z","timestamp":1560402765000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-011-9716-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,22]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["9716"],"URL":"https:\/\/doi.org\/10.1007\/s10470-011-9716-4","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"value":"0925-1030","type":"print"},{"value":"1573-1979","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7,22]]}}}