{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:22:10Z","timestamp":1745986930807,"version":"3.40.4"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,2,7]],"date-time":"2013-02-07T00:00:00Z","timestamp":1360195200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1007\/s10470-013-0030-1","type":"journal-article","created":{"date-parts":[[2013,2,6]],"date-time":"2013-02-06T11:34:17Z","timestamp":1360150457000},"page":"53-65","source":"Crossref","is-referenced-by-count":3,"title":["A reference-free 7-bit 500 MS\/s pipeline ADC using current-mode reference shifting and quantizers with built-in thresholds"],"prefix":"10.1007","volume":"75","author":[{"given":"Michael","family":"Figueiredo","sequence":"first","affiliation":[]},{"given":"Edinei","family":"Santin","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o","family":"Goes","sequence":"additional","affiliation":[]},{"given":"Guiomar","family":"Evans","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Paulino","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,2,7]]},"reference":[{"key":"30_CR1","unstructured":"Hsu, C. C., Huang, C. C., Lin, Y. H., Lee, C. C., Soe, Z., Aytur, T., & Yan, R. H. (2007). A 7b 1.1GS\/s reconfigurable time-interleaved ADC in 90nm CMOS. In Symposium on VLSI circuits. Digest on techical papers (pp. 66\u201367)."},{"key":"30_CR2","doi-asserted-by":"crossref","first-page":"2025","DOI":"10.1109\/4.972153","volume":"36","author":"J. Jussila","year":"2001","unstructured":"Jussila, J., Ryynanen, J., Kivekas, K., Sumanen, L., Parssinen, A., & Halonen, K. (2001). A 22-mA 3.0-dB NF direct conversion receiver for 3G WCDMA. IEEE Journal of Solid-State Circuits, 36, 2025\u20132029.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR3","doi-asserted-by":"crossref","first-page":"2492","DOI":"10.1109\/JSSC.2005.857419","volume":"40","author":"S. Khorram","year":"2005","unstructured":"Khorram, S., Darabi, H., Zhou, Z., Li, Q., Marholev, B., Chiu, J., Castaneda, J., Chien, H. M., Anand, S., Wu, S., Pan, M. A., Roofougaran, R., Kim, H. J., Lettieri, P., Ibrahim, B., Rael, J., Tran, L., Geronaga, E., Yeh, H., Frost, T., Trachewsky, J., & Rofougaran, A. (2005). A fully integrated SOC for 802.11b in 0.18-\u03bcm CMOS. IEEE Journal of Solid-State Circuits, 40, 2492\u20132501.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR4","unstructured":"Tu, W. H., Kang, & T. H. (2008). A 1.2V 30mW 8b 800MS\/s time-interleaved ADC in 65nm CMOS. In Symposium on VLSI circuits. Digest of technical papers (pp. 72\u201373)."},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Singer, L., Ho, S., Timko, M., & Kelly, D. (2000). A 12 b 65 MSample\/s CMOS ADC with 82 dB SFDR at 120\u00a0MHz. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of technical papers (pp. 38\u201339).","DOI":"10.1109\/ISSCC.2000.839681"},{"key":"30_CR6","unstructured":"Bult, K. (2009). Embedded analog-to-digital converters. In Proceedings of European solid-state circuits conference (ESSCIRC) (pp. 52\u201364)."},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Kuppambatti, J., & Kinget, P. (2012). A current reference pre-charged zero-crossing pipeline-SAR ADC in 65nm CMOS. In Proceedings of IEEE Custom Integrated Circuits Conference (CICC).","DOI":"10.1109\/CICC.2012.6330701"},{"key":"30_CR8","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/4.121557","volume":"27","author":"S. H. Lewis","year":"1992","unstructured":"Lewis, S. H., Fetterman, H. S., Gross, Jr G. F., Ramachandran, R., & Viswanathan, T. R. (1992). A 10-b 20-M sample\/s analog-to-digital converter. IEEE J Solid-State Circuits, 27, 351\u2013358.","journal-title":"IEEE J Solid-State Circuits"},{"key":"30_CR9","unstructured":"Mok, W. I., Mak, P. I., U, S. P., & Martins, R. P. (2004). Modeling of noise sources in reference voltage generator for very-high-speed pipelined ADC. In Proceedings of IEEE midwest symposium on circuits systems (Vol. 1, pp. I\u20135\u20138)."},{"issue":"7","key":"30_CR10","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/4.933460","volume":"36","author":"L. Sumanen","year":"2001","unstructured":"Sumanen, L., Waltari, M., & Halonen, K. A. I. (2001). A 10-bit 200-MS\/s CMOS parallel pipeline A\/D converter. IEEE Journal of Solid-State Circuits, 36(7), 1048\u20131055.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"30_CR11","doi-asserted-by":"crossref","first-page":"1989","DOI":"10.1109\/TCSI.2005.853251","volume":"52","author":"Y. J. Cho","year":"2005","unstructured":"Cho, Y. J., & Lee, S. H. (2005). An 11b 70-MHz 1.2-mm2 49-mW 0.18-\u03bcm CMOS ADC with on-chip current\/voltage references. IEEE Transactions on Circuits and Systems\u2014Part I: Regular Papers, 52(10), 1989\u20131995.","journal-title":"IEEE Transactions on Circuits and Systems\u2014Part I: Regular Papers"},{"issue":"8","key":"30_CR12","doi-asserted-by":"crossref","first-page":"1856","DOI":"10.1109\/JSSC.2006.875287","volume":"41","author":"K. Gulati","year":"2006","unstructured":"Gulati, K., Peng, M. S., Pulincherry, A., Munoz, C. E., Lugin, M., Bugeja, A. R., Jipeng, L., & Chandrakasan, A. P. (2006). A highly integrated CMOS analog baseband transceiver with 180 MSPS 13-bit pipelined CMOS ADC and dual 12-bit DACs. IEEE Journal of Solid-State Circuits, 41(8), 1856\u20131866.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"30_CR13","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TCSII.2008.918989","volume":"55","author":"H. C. Choi","year":"2008","unstructured":"Choi, H. C., Kim, Y. J., Yoo, S. W., Hwang, S. Y., & Lee, S. H. (2008). A programmable 0.8-V 10-bit 60-MS\/s 19.2-mW 0.13-\u03bcm CMOS ADC operating down to 0.5 V. IEEE Transactions on Circuits and Systems Part II: Express Briefs, 55(4), 319\u2013323","journal-title":"IEEE Transactions on Circuits and Systems Part II: Express Briefs"},{"key":"30_CR14","unstructured":"Ishii, H., Tanabe, K., & Iida, T. (2005). A 1.0 V 40\u00a0mW 10b 100\u00a0MS\/s pipeline ADC in 90\u00a0nm CMOS. In Proceedings on IEEE custom integrated circuits (CICC). (pp. 395\u2013398)."},{"key":"30_CR15","doi-asserted-by":"crossref","unstructured":"Gulati, K., Munoz, C., Cho, S., Manganaro, G., Lugin, M., Peng, M., Pulincherry, A., Jipeng, L., Bugeja, A., Chandrakasan, A., & Shoemaker, D. (2004) A highly integrated analog baseband transceiver featuring a 12-bit 180MSPS pipelined A\/D converter for multi-channel wireless LAN. In Symposium on VLSI circuits. Digest on Techical Papers (pp. 428\u2013431).","DOI":"10.1109\/VLSIC.2004.1346639"},{"key":"30_CR16","doi-asserted-by":"crossref","unstructured":"Nezuka, T., Misawa, K., Azami, J., Majima, Y., & Okamura, J. I. (2006). A 10-bit 200MS\/s pipeline A\/D converter for high-speed video signal digitizer. In IEEE Asian Solid-State Circuits Conference (ASSCC) (pp. 31\u201334).","DOI":"10.1109\/ASSCC.2006.357844"},{"key":"30_CR17","doi-asserted-by":"crossref","first-page":"1610","DOI":"10.1109\/TVLSI.2010.2052376","volume":"19","author":"K. Chandrashekar","year":"2011","unstructured":"Chandrashekar, K., & Bakkaloglu, B. (2011). A 10 b 50 MS\/s opamp-sharing pipeline A\/D with current-reuse OTAs. IEEE Transactions on Very Large Scale Integration Systems, 19, 1610\u20131616.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"11","key":"30_CR18","doi-asserted-by":"crossref","first-page":"3039","DOI":"10.1109\/JSSC.2009.2031044","volume":"44","author":"A. Verma","year":"2009","unstructured":"Verma, A., & Razavi, B. (2009). A 10-Bit 500-MS\/s 55-mW CMOS ADC. IEEE Journal of Solid-State Circuits, 44(11), 3039\u20133050.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR19","doi-asserted-by":"crossref","first-page":"1438","DOI":"10.1109\/TVLSI.2010.2050915","volume":"19","author":"M. Y. Kim","year":"2011","unstructured":"Kim, M. Y., Kim, J., Lee, T., & Kim, C. (2011). 10-bit 100-MS\/s pipelined ADC using input-swapped opamp sharing and self-calibrated V\/I converter. IIEEE Transactions on Very Large Scale Integration Systems, 19, 1438\u20131447.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"1","key":"30_CR20","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1007\/s10470-011-9642-5","volume":"68","author":"M. Figueiredo","year":"2011","unstructured":"Figueiredo, M., Santin, E., Goes, J., Paulino, N., Bar\u00faqui, F., & Petraglia, A. (2011). Flipped-around multiply-by-two amplifier with unity feedback factor. Analog Integrated Circuits and Signal Processing, 68(1), 133\u2013138.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"30_CR21","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCSI.2008.2002547","volume":"56","author":"T. Sepke","year":"2009","unstructured":"Sepke, T., Holloway, P., Sodini, C., & Lee, H. S. (2009). Noise analysis for comparator-based circuits. Transactions on Circuits and Systems I: Regular Papers, 56, 541\u2013553.","journal-title":"Transactions on Circuits and Systems I: Regular Papers"},{"key":"30_CR22","unstructured":"Quinn, P., & Pribytko, M. (2003). Capacitor matching insensitive 12-bit 3.3 MS\/s algorithmic ADC in 0.25\u00a0\u03bcm CMOS. In Proceedings of IEEE custom integrated circuits conference (CICC) (pp. 425\u2013428)."},{"key":"30_CR23","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/82.826750","volume":"47","author":"Y. Chiu","year":"2000","unstructured":"Chiu, Y. (2000). Inherently linear capacitor error-averaging techniques for pipelined A\/D conversion. IEEE Transactions on Circuits and Systems II, 47, 229\u2013232.","journal-title":"IEEE Trans Circuits Syst II"},{"key":"30_CR24","unstructured":"Saberi, M., & Lotfi, R. (2007). A capacitor mismatch-and nonlinearity-insensitive 1.5-bit residue stage for pipelined ADCs. In Proceedings of IEEE international conferece on electronics, circuits and systems (ICECS) (pp. 677\u2013680)."},{"issue":"23","key":"30_CR25","doi-asserted-by":"crossref","first-page":"1157","DOI":"10.1049\/el.2009.1500","volume":"45","author":"E. Zhian Tabasy","year":"2009","unstructured":"Zhian Tabasy, E., Kamarei, M., & Ashtiani, S. (2009). 1.5-bit mismatch-insensitive MDAC with reduced input capacitive loading. IET Electronics Letters, 45(23), 1157\u20131158.","journal-title":"IET Electronics Letters"},{"key":"30_CR26","doi-asserted-by":"crossref","unstructured":"Keramat, A., & Tao, Z. (2000). A capacitor mismatch and gain insensitive 1.5-bit\/stage pipelined A\/D converter. In Proceedings of IEEE midwest symposium on circuits systems (Vol 1, pp. 48\u201351).","DOI":"10.1109\/MWSCAS.2000.951585"},{"issue":"6","key":"30_CR27","doi-asserted-by":"crossref","first-page":"997","DOI":"10.1109\/4.924862","volume":"36","author":"H. S. Chen","year":"2001","unstructured":"Chen, H. S., Song, B. S., & Bacrania, K. (2001). A 14-b 20-Msamples\/s CMOS pipelined ADC. IEEE Journal of Solid-State Circuits, 36(6), 997\u20131001.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR28","unstructured":"Figueiredo, M., Goes, J., Oliveira, L. B., & Steiger-Gar\u00e7\u00e3o, A. (2011). Low voltage low power fully differential self-biased 1.5-bit quantizer with built-in thresholds.International Journal of Circuit Theory and Applications (early view)."},{"key":"30_CR29","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCSI.2011.2150910","volume":"58","author":"M. Figueiredo","year":"2011","unstructured":"Figueiredo, M., Santos-Tavares, R., Santin, E., Ferreira, J., Evans, G., & Goes, J. (2011). A two-stage fully differential inverter-based self-biased CMOS amplifier with high efficiency. Transactions on Circuits and Systems I: Regular Papers, 58, 1591\u20131603.","journal-title":"Transactions on Circuits and Systems I: Regular Papers"},{"key":"30_CR30","doi-asserted-by":"crossref","first-page":"832","DOI":"10.1109\/TVLSI.2010.2041077","volume":"19","author":"J. Kim","year":"2011","unstructured":"Kim, J., Limotyrakis, S., & Yang, C. K. K. (2011). Multilevel power optimization of pipelined A\/D converters. IEEE Transactions on Very Large Scale Integration Systems, 19, 832\u2013845.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"30_CR31","doi-asserted-by":"crossref","first-page":"2677","DOI":"10.1109\/JSSC.2007.908770","volume":"42","author":"L. Brooks","year":"2007","unstructured":"Brooks, L., & Lee, H. S. (2007). A zero-crossing-based 8-bit 200 MS\/s pipelined ADC. IEEE Journal of Solid-State Circuits, 42, 2677\u20132687.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR32","unstructured":"Kim, H. C., Jeong, D. K., & Kim, W. (2005). A 30mW 8b 200MS\/s pipelined CMOS ADC using a switched-opamp technique. In IEEE international solid-state circuits conference (ISSCC). Digest of technical papers (Vol. 1, pp. 284\u2013598)."},{"key":"30_CR33","unstructured":"Jiang, S., Do, M. A., Yeo, K. S., & Lim, W. M. (2008). An 8-bit 200-MSample\/s pipelined ADC with mixed-mode front-end S\/H circuit. In Transactions on circuits and systems I: regular papers 55."},{"key":"30_CR34","doi-asserted-by":"crossref","first-page":"3051","DOI":"10.1109\/JSSC.2009.2032258","volume":"44","author":"H. W. Chen","year":"2009","unstructured":"Chen, H. W., Chen, I. C., Tseng, H. C., & Chen, H. S. (2009). A 1-GS\/s 6-bit two-channel two-step ADC in 0.13-\u03bcm CMOS. IEEE Journal of Solid-State Circuits, 44, 3051\u20133059.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR35","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/s10470-009-9445-0","volume":"64","author":"P. Malcovati","year":"2010","unstructured":"Malcovati, P., Picolli, L., Crespi, L., Chaahoub, F., & Baschirotto, A. (2010). A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS\/s or 250-MS\/s sampling frequency. Analog Integrated Circuits and Signal Processing, 64, 159\u2013172.","journal-title":"Analog Integrated Circuits and Signal Processing"}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-013-0030-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-013-0030-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-013-0030-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T20:03:28Z","timestamp":1745957008000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-013-0030-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,7]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,4]]}},"alternative-id":["30"],"URL":"https:\/\/doi.org\/10.1007\/s10470-013-0030-1","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"type":"print","value":"0925-1030"},{"type":"electronic","value":"1573-1979"}],"subject":[],"published":{"date-parts":[[2013,2,7]]}}}