{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T10:35:15Z","timestamp":1774348515929,"version":"3.50.1"},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,9,19]],"date-time":"2013-09-19T00:00:00Z","timestamp":1379548800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Analog Integr Circ Sig Process"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1007\/s10470-013-0156-1","type":"journal-article","created":{"date-parts":[[2013,9,18]],"date-time":"2013-09-18T11:33:38Z","timestamp":1379504018000},"page":"277-284","source":"Crossref","is-referenced-by-count":21,"title":["Systematic analysis and cancellation of kickback noise in a dynamic latched comparator"],"prefix":"10.1007","volume":"77","author":[{"given":"Ka-Meng","family":"Lei","sequence":"first","affiliation":[]},{"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,9,19]]},"reference":[{"key":"156_CR1","unstructured":"Figueiredo, P. et al. (2006). A 90\u00a0nm CMOS 1.2\u00a0V\u00a06b 1GS\/s two-step sub-ranging ADC. IEEE ISSCC Digest of Technical Papers (Vol. 1, pp. 568\u2013569)."},{"key":"156_CR2","doi-asserted-by":"crossref","unstructured":"Miyahara, M., Asada, Y., Paik, D. & Matsuzawa, A. (2008). A low-noise self-calibrating dynamic comparator for high-speed ADCs. Proceedings of IEEE A-SSCC (pp. 269\u2013272).","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"156_CR3","unstructured":"der Plas, G. V., Decoutere, S.& Donnay, S. (2006). A 0.16\u00a0pJ\/conversion-step 2.5\u00a0mW 1.25\u00a0Gs\/s 4b ADC in a 90\u00a0nm digital CMOS process. IEEE ISSCC 2006, Digest of Technical Papers (pp. 2310\u20132319)."},{"key":"156_CR4","volume-title":"Design of analog CMOS integrated circuits","author":"B Razavi","year":"2000","unstructured":"Razavi, B. (2000). Design of analog CMOS integrated circuits. New York: McGraw-Hill."},{"issue":"6","key":"156_CR5","doi-asserted-by":"crossref","first-page":"1360","DOI":"10.1109\/JSSC.2011.2126390","volume":"46","author":"M Furuta","year":"2011","unstructured":"Furuta, M., Nozawa, M., & Itakura, I. (2011). A 10-bit, 40-MS\/s, 1.21\u00a0mW pipelined SAR ADC using single-ended 1.5-bit\/cycle conversion technique. IEEE Journal of Solid-State Circuits, 46(6), 1360\u20131370.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"156_CR6","unstructured":"Park, J.-H., Aoyama, S., Watanabe, T. (2009). A 0.1e- vertical FPN 4.7e- read noise 71\u00a0dB DR CMOS image sensor with 13b column-parallel single-ended cyclic ADCs. IEEE ISSCC 2009, Digest of Technical Papers (pp. 268\u2013269)."},{"issue":"7","key":"156_CR7","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCSII.2006.875308","volume":"53","author":"PM Figueiredo","year":"2006","unstructured":"Figueiredo, P. M., & Vital, J. C. (2006). Kickback noise reduction techniques for CMOS latched comparators. IEEE Trans. Circuits Syst. II, 53(7), 541\u2013545.","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"156_CR8","unstructured":"Schinkel, D., Mensink, E., Kiumperink, E., van Tuijl, E., & Nauta, B. (2007). A double-tail latch-type voltage sense amplifier with 18\u00a0ps setup\u00a0+\u00a0hold time. IEEE ISSCC 2007, Digest of Technical Papers (pp. 314\u2013315)."},{"key":"156_CR9","volume-title":"CMOS analog circuit design","author":"P Allen","year":"2010","unstructured":"Allen, P., & Holberg, D. (2010). CMOS analog circuit design (2nd ed.). New York: Oxford University Press.","edition":"2"},{"key":"156_CR10","doi-asserted-by":"crossref","DOI":"10.1142\/6159","volume-title":"The physics and modeling of MOSFET","author":"M Miura-Mattausch","year":"2008","unstructured":"Miura-Mattausch, M., Mattausch, H., & Ezaki, T. (2008). The physics and modeling of MOSFET. Singapore: World Scientific."}],"container-title":["Analog Integrated Circuits and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-013-0156-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10470-013-0156-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10470-013-0156-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,24]],"date-time":"2019-07-24T05:32:35Z","timestamp":1563946355000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10470-013-0156-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,19]]},"references-count":10,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,11]]}},"alternative-id":["156"],"URL":"https:\/\/doi.org\/10.1007\/s10470-013-0156-1","relation":{},"ISSN":["0925-1030","1573-1979"],"issn-type":[{"value":"0925-1030","type":"print"},{"value":"1573-1979","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9,19]]}}}