{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T04:16:17Z","timestamp":1741839377120,"version":"3.38.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,4]],"date-time":"2011-10-04T00:00:00Z","timestamp":1317686400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10766-011-0187-0","type":"journal-article","created":{"date-parts":[[2011,10,3]],"date-time":"2011-10-03T12:14:08Z","timestamp":1317644048000},"page":"262-289","source":"Crossref","is-referenced-by-count":5,"title":["LALP: A Language to Program Custom FPGA-Based Acceleration Engines"],"prefix":"10.1007","volume":"40","author":[{"given":"Ricardo","family":"Menotti","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]},{"given":"Marcio M.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Marques","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,10,4]]},"reference":[{"issue":"5","key":"187_CR1","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/MDT.2006.112","volume":"23","author":"D. Densmore","year":"2006","unstructured":"Densmore D., Passerone R., Sangiovanni-Vincentelli A.: A platform-based taxonomy for ESL design. IEEE Des. Test Comput. 23(5), 359\u2013374 (2006)","journal-title":"IEEE Des. Test Comput."},{"issue":"5","key":"187_CR2","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1109\/MDT.2006.134","volume":"23","author":"S.A. Edwards","year":"2006","unstructured":"Edwards S.A.: The challenges of synthesizing hardware from C-like languages. IEEE Des. Test Comput. 23(5), 375\u2013386 (2006)","journal-title":"IEEE Des. Test Comput."},{"issue":"3","key":"187_CR3","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"V.H. Allan","year":"1995","unstructured":"Allan V.H., Jones R.B., Lee R.M., Allan S.J.: Software pipelining. ACM Comput. Surv. 27(3), 367\u2013432 (1995)","journal-title":"ACM Comput. Surv."},{"issue":"4","key":"187_CR4","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T.J. Callahan","year":"2000","unstructured":"Callahan T.J., Hauser J.R., Wawrzynek J.: The GARP architecture and C compiler. Computer 33(4), 62\u201369 (2000)","journal-title":"Computer"},{"key":"187_CR5","unstructured":"Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: A system for synthesizing optimized FPGA hardware from matlab. In: ICCAD \u201901: Proceedings of the 2001 IEEE\/ACM International Conference on Computer-Aided Design, pp. 314\u2013319. IEEE Press, Piscataway, NJ, USA (2001)"},{"key":"187_CR6","doi-asserted-by":"crossref","unstructured":"Snider, G.: Performance-constrained pipelining of software loops onto reconfigurable hardware. In: FPGA \u201902: Proceedings of the 2002 ACM\/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, pp. 177\u2013186. ACM Press, New York, NY, USA (2002)","DOI":"10.1145\/503074.503075"},{"key":"187_CR7","doi-asserted-by":"crossref","unstructured":"Ramakrishna Rau, B.: Iterative modulo scheduling: an algorithm for software pipelining loops. In: MICRO 27: Proceedings of the 27th Annual International Symposium on Microarchitecture, pp. 63\u201374. ACM Press, New York, NY, USA (1994)","DOI":"10.1145\/192724.192731"},{"key":"187_CR8","doi-asserted-by":"crossref","unstructured":"Aiken, A., Nicolaum, A.: Perfect pipelining: a new loop parallelization technique. In: ESOP \u201988: Proceedings of the 2nd European Symposium on Programming, pp. 221\u2013235. Springer, London, UK (1988)","DOI":"10.1007\/3-540-19027-9_15"},{"key":"187_CR9","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M. Weinhardt","year":"2001","unstructured":"Weinhardt M., Luk W.: Pipeline vectorization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20, 234\u2013248 (2001)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"187_CR10","volume-title":"SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","author":"S. Gupta","year":"2004","unstructured":"Gupta S., Gupta R., Dutt N., Nicolau A.: SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Kluwer, Dordrecht (2004)"},{"key":"187_CR11","unstructured":"Altera Corporation: Nios II C2H compiler user guide (2009). http:\/\/www.altera.com\/literature\/ug\/ug_nios2_c2h_compiler.pdf"},{"key":"187_CR12","doi-asserted-by":"crossref","unstructured":"Menotti, R., Cardoso, J.M.P., Fernandes, M.M., Eduardo, M.: Automatic generation of FPGA hardware accelerators using a domain specific language. In: International Conference on Field Programmable Logic and Applications (FPL), pp. 457\u2013461. (2009)","DOI":"10.1109\/FPL.2009.5272485"},{"key":"187_CR13","doi-asserted-by":"crossref","unstructured":"Menotti, R., Manuel J.M.P., Fernandes, M.M., Eduardo, M.: LALP: a novel language to program custom FPGA-based architectures. In: Proceedings of the 21st International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp. 3\u201310. IEEE Computer Society Press, Los Alamitos, CA, USA (2009)","DOI":"10.1109\/SBAC-PAD.2009.23"},{"key":"187_CR14","doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P.: Dynamic loop pipelining in data-driven architectures. In: CF \u201905: Proceedings of the 2nd Conference on Computing Frontiers, pp. 106\u2013115. ACM Press, New York, NY, USA (2005)","DOI":"10.1145\/1062261.1062283"},{"key":"187_CR15","doi-asserted-by":"crossref","unstructured":"Rodrigues, R., Cardoso, JM.P., Diniz, P.C.: A data-driven approach for pipelining sequences of data-dependent loops. In: FCCM \u201907: Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 219\u2013228. IEEE Computer Society, Washington, DC, USA (2007)","DOI":"10.1109\/FCCM.2007.16"},{"key":"187_CR16","doi-asserted-by":"crossref","unstructured":"Menotti, R., Marques, E., Cardoso, J.M.P.: Aggressive loop pipelining for reconfigurable architectures. In: International Conference on Field Programmable Logic and Applications (FPL), pp. 501\u2013502 (2007)","DOI":"10.1109\/FPL.2007.4380699"},{"key":"187_CR17","unstructured":"AT&T Research: Graphviz: Graph visualization software (2011). http:\/\/www.graphviz.org\/"},{"issue":"3","key":"187_CR18","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1016\/0020-0190(79)90002-4","volume":"8","author":"B. Aspvall","year":"1979","unstructured":"Aspvall B., Plass M.F., Tarjan R.E.: A linear-time algorithm for testing the truth of certain quantified boolean formulas* 1. Inf. Process. Lett. 8(3), 121\u2013123 (1979)","journal-title":"Inf. Process. Lett."},{"key":"187_CR19","volume-title":"Advanced Compiler Design Implementation","author":"S. Muchnick","year":"1997","unstructured":"Muchnick S.: Advanced Compiler Design Implementation. Morgan Kaufmann, Los Altos, CA (1997)"},{"issue":"5","key":"187_CR20","doi-asserted-by":"crossref","first-page":"455","DOI":"10.1145\/570886.570887","volume":"24","author":"G. Ramalingam","year":"2002","unstructured":"Ramalingam G.: On loops, dominators, and dominance frontiers. ACM Trans. Program. Lang. Syst. 24(5), 455\u2013490 (2002)","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"187_CR21","unstructured":"C-to-Verilog.com: C-to-Verilog (2009). http:\/\/c-to-verilog.com\/"},{"key":"187_CR22","doi-asserted-by":"crossref","unstructured":"Buyukkurt, B., Guo, Z., Najjar, W.A.: Impact of loop unrolling on area, throughput and clock frequency in ROCCC: C to VHDL compiler for FPGAs. In: Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC2006) (2006)","DOI":"10.1007\/11802839_48"},{"key":"187_CR23","doi-asserted-by":"crossref","unstructured":"Menotti, R., Cardoso, J.M.P., Fernandes, M.M., Marques, E.: On using LALP to map an audio encoder\/decoder on FPGAs. In: Proceedings of the 2010 IEEE International Symposium on Industrial Electronics (2010). To be published","DOI":"10.1109\/ISIE.2010.5637845"},{"issue":"2","key":"187_CR24","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin T., Larson E., Ernst D.: SimpleScalar: an infrastructure for computer system modeling. Computer 35(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"187_CR25","unstructured":"SimpleScalar LLC: SimpleScalar (2011). http:\/\/www.simplescalar.com\/"},{"key":"187_CR26","unstructured":"Altera Corporation: Nios II processor reference handbook (2011). http:\/\/www.altera.com\/literature\/hb\/nios2\/n2cpu_nii5v1.pdf"},{"key":"187_CR27","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1023\/A:1008141305507","volume":"24","author":"M.B. Gokhale","year":"2000","unstructured":"Gokhale M.B., Stone J.M., Gomersall E.: Co-synthesis to a hybrid RISC\/FPGA architecture. J. VLSI Signal Process. Syst. 24, 165\u2013180 (2000)","journal-title":"J. VLSI Signal Process. Syst."},{"key":"187_CR28","doi-asserted-by":"crossref","unstructured":"Budiu, M., Goldstein, S.C.: Fast compilation for pipelined reconfigurable fabrics. In: FPGA \u201999: Proceedings of the 1999 ACM\/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, pp. 195\u2013205. ACM, New York, NY, USA (1999)","DOI":"10.1145\/296399.296459"},{"key":"187_CR29","doi-asserted-by":"crossref","unstructured":"Cronquist, D.C., Franklin, P., Berg, S.G., Ebeling, C.: Specifying and compiling applications for RaPiD. In: FCCM \u201998: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 116. IEEE Computer Society, Washington, DC, USA (1998)","DOI":"10.1109\/FPGA.1998.707889"},{"key":"187_CR30","doi-asserted-by":"crossref","unstructured":"Coutinho, J.G.F., Jiang, J., Luk, W.: Interleaving behavioral and cycle-accurate descriptions for reconfigurable hardware compilation. In: FCCM \u201905: Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 245\u2013254. IEEE Computer Society, Washington DC, USA (2005)","DOI":"10.1109\/FCCM.2005.44"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-011-0187-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10766-011-0187-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10766-011-0187-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,12]],"date-time":"2025-03-12T11:04:00Z","timestamp":1741777440000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10766-011-0187-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,4]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["187"],"URL":"https:\/\/doi.org\/10.1007\/s10766-011-0187-0","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2011,10,4]]}}}