{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T13:40:18Z","timestamp":1648906818665},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T00:00:00Z","timestamp":1122854400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,8]]},"DOI":"10.1007\/s10836-005-0972-z","type":"journal-article","created":{"date-parts":[[2005,7,29]],"date-time":"2005-07-29T15:01:07Z","timestamp":1122649267000},"page":"349-363","source":"Crossref","is-referenced-by-count":8,"title":["Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip"],"prefix":"10.1007","volume":"21","author":[{"given":"D. Barros","family":"J\u00fanior","sequence":"first","affiliation":[]},{"given":"M.","family":"Rodriguez-Irago","sequence":"additional","affiliation":[]},{"given":"M. B.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"I. C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"F.","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"972_CR1","unstructured":"P. Alfke, \u201cConfiguration Issues: Power-up, Volatility, Security, Battery Back-up\u201d, Xilinx\u2122 Application Note XAPP 092, Nov., 1997 (available at http:\/\/www.xilinx.com\/bvdocs\/appnotes\/xapp092.pdf)."},{"key":"972_CR2","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1023\/B:JETT.0000042518.15795.f0","volume":"20","author":"B. Alorda","year":"2004","unstructured":"B. Alorda, V. Canals, and J. Segura, \u201cA Two-Level Power Grid Model for Transient Current Testing,\u201d J. of Electronic Testing: Theory and Applications (JETTA), vol. 20, pp. 543\u2013552, 2004.","journal-title":"J. of Electronic Testing: Theory and Applications (JETTA)"},{"key":"972_CR3","doi-asserted-by":"crossref","unstructured":"D. Barros J\u00fanior, F. Vargas, M.B. Santos, I.C. Teixeira, and J.P. Teixeira, \u201cModeling and Simulation of Time Domain Faults in Digital Systems,\u201d in Proc. 10th IEEE Int. On-Line Test Symposium (IOLTS), July, 2004, pp. 5\u20139.","DOI":"10.1109\/OLT.2004.1319652"},{"key":"972_CR4","doi-asserted-by":"crossref","unstructured":"K. Bernstein et al., High Speed CMOS Design Styles, Kluwer Academic Pub., 1998.","DOI":"10.1007\/978-1-4615-5573-5"},{"key":"972_CR5","doi-asserted-by":"crossref","unstructured":"S. Bobba, T. Thorp, K. Aingaran, and D. Liu, \u201cIC Power Distribution Challenges,\u201d in Proc. IEEE VLSI Test Symposium (VTS), 2001, pp. 643\u2013650.","DOI":"10.1109\/ICCAD.2001.968729"},{"key":"972_CR6","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kominski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d in Proc. Int. Symposium on Circuits and Systems (ISCAS), 1989, pp. 1229\u2013 1234.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"972_CR7","unstructured":"F. Brglez and H. Fujiwara, in Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS), 1985, pp. 662\u2013698."},{"key":"972_CR8","doi-asserted-by":"crossref","unstructured":"T.D. Burd and R.W. Brodersen, \u201cDesign Issues for Dynamic Voltage Scaling,\u201d in Proc. Int. Symp. On Low-Power Electronics and Design (ISLPED), 2000, pp. 9\u201314.","DOI":"10.1145\/344166.344181"},{"key":"972_CR9","unstructured":"M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2000."},{"key":"972_CR10","doi-asserted-by":"crossref","unstructured":"J.T.-Y. Chang and E. J. McCluskey, \u201cDetecting Delay Flaws By Very-Low-Voltage Testing,\u201d in Proc. International Test Conference (ITC), 1996.","DOI":"10.1109\/TEST.1996.556983"},{"issue":"8","key":"972_CR11","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.238614","volume":"12","author":"K.-T. Cheng","year":"1993","unstructured":"K.-T. Cheng, S. Devadas, and K. Keutzer, \u201cDelay Fault Test Generation and Synthesis for Testability under a Standard Scan Design Methodology,\u201d IEEE Trans. on CAD of Int. Circuits and Systems, vol. 12, no. 8, pp. 1217\u20131231, 1993.","journal-title":"IEEE Trans. on CAD of Int. Circuits and Systems"},{"key":"972_CR12","doi-asserted-by":"crossref","unstructured":"P. Franco and E.J. McCluskey, \u201cDelay Testing of Digital Circuits by Output Waveform Analysis,\u201d in Proc. International Test Conference (ITC), 1991, pp. 798\u2013807.","DOI":"10.1109\/TEST.1991.519745"},{"key":"972_CR13","doi-asserted-by":"crossref","unstructured":"H. Hao and E.J. McCluskey, \u201cVery-Low-Voltage Testing for Weak CMOS Logic ICs,\u201d in Proc. IEEE Int. Test Conference, 1993, pp. 275\u2013284.","DOI":"10.1109\/TEST.1993.470686"},{"key":"972_CR14","doi-asserted-by":"crossref","unstructured":"K. Heragu, J.H. Patel, and V.D. Agrawal, \u201cSegment Delay Faults: A New Fault Model,\u201d in Proc. of the VLSI Test Symposium, pp. 32\u201339, April 1996.","DOI":"10.1109\/VTEST.1996.510832"},{"key":"972_CR15","unstructured":"International Electrotechnical Commission\u2014International Standard IEC 61000-4-29 Normative. (www.iec.ch), March 2004."},{"key":"972_CR16","doi-asserted-by":"crossref","first-page":"1439","DOI":"10.1109\/43.177406","volume":"11","author":"V.S. Iyengar","year":"1992","unstructured":"V.S. Iyengar and G. Vijayan, \u201cOptimized Test Application Timing for AC Test,\u201d IEEE Trans. on CAD, vol. 11, pp. 1439\u20131449, 1992.","journal-title":"IEEE Trans. on CAD"},{"key":"972_CR17","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1023\/A:1008266305694","volume":"11","author":"W.B. Jone","year":"1997","unstructured":"W.B. Jone, Y.P. Ho, and S.R. Das, \u201cDelay Fault Coverage Enhancement Using Variable Observation Times,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), vol. 11, pp. 131\u2013146, 1997.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"issue":"5","key":"972_CR18","first-page":"673","volume":"16","author":"A. Krstic","year":"2000","unstructured":"A. Krstic, S.T. Chakradhar, and K.-T. Cheng, \u201cTestable Path Delay Fault Cover for Sequential Circuits,\u201d Journal of Information Science and Engineering, vol. 16, no. 5, pp. 673\u2013686, 2000.","journal-title":"Journal of Information Science and Engineering"},{"issue":"3","key":"972_CR19","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/43.913759","volume":"20","author":"A. Krstic","year":"2001","unstructured":"A. Krstic, Y.-M. Jiang, and K.-T. Cheng, \u201cPattern Generation for Delay Testing and Dynamic Timing Analysis Considering Power-Supply Noise Effects,\u201d IEEE Transactions on CAD, vol. 20, no. 3, pp. 416\u2013425, 2001.","journal-title":"IEEE Transactions on CAD"},{"key":"972_CR20","doi-asserted-by":"crossref","unstructured":"A. Krstic, J.-J. Liou, K.-T. Cheng, and L.-C. Wang, \u201cOn Structural vs. Functional Testing for Delay Faults,\u201d in Proceedings of IEEE International Symposium on Quality Electronic Design, March, 2003.","DOI":"10.1109\/ISQED.2003.1194772"},{"key":"972_CR21","doi-asserted-by":"crossref","unstructured":"A. Krstic, L.-C. Wang, K.-T. Cheng, J.-J. Liou, and T.M. Mak, \u201cEnhancing Diagnosis Resolution for Delay Defects Based Upon Statistical Timing and Statistical Fault Models,\u201d in Proc. of ACM\/IEEE Design Automation Conference, June 2003.","DOI":"10.1145\/775832.776001"},{"issue":"11","key":"972_CR22","doi-asserted-by":"crossref","first-page":"1647","DOI":"10.1109\/4.962284","volume":"36","author":"N.A. Kurd","year":"2001","unstructured":"N.A. Kurd, J.S. Barkatullah, R.O. Dizon, Th.D. Fletcher, and P.D. Madland, \u201cA Multigigahertz Clocking Scheme for the Pentium 4 Microprocessor,\u201d IEEE J. of Solid State Circs., vol. 36, no. 11, pp. 1647\u20131653, 2001.","journal-title":"IEEE J. of Solid State Circs."},{"key":"972_CR23","doi-asserted-by":"crossref","unstructured":"W.-C. Lai, A. Krstic, and K.-T. Cheng, \u201cFunctionally Testable Path Delay Faults on a Microprocessor,\u201d IEEE Design & Test of Computers, pp. 6\u201314, Oct.-Dec. 2000.","DOI":"10.1109\/54.895002"},{"key":"972_CR24","unstructured":"Y. Liao and D.M.H. Walker, \u201cFault Coverage Analysis of Physically-Based Bridging Faults at Different Power Supply Voltages\u201d, in Proc. IEEE Int\u2019l Test Conference (ITC), 1996, pp. 767\u2013775."},{"key":"972_CR25","doi-asserted-by":"crossref","unstructured":"J.-J. Liou, A. Krstic, Y-. M. Jiang, and K.-T. Cheng, \u201cModeling, Testing and Analysis for Delay Defects and Noise Effects in Deep Submicron Devices,\u201d IEEE Transactions on CAD, vol. 22, no 2003.","DOI":"10.1109\/TCAD.2003.811442"},{"key":"972_CR26","doi-asserted-by":"crossref","unstructured":"J.-J. Liou, L.-C. Wang, K.-T. Cheng, J. Dworak, M.R. Mercer, R. Kapur, and T.W. Williams, \u201cEnhancing Test Efficiency for Delay Fault Testing Using Multiple-Clocked Schemes,\u201d in Proc. of 39th. Design Automation Conf., 2002, pp. 371\u2013374.","DOI":"10.1145\/513918.514013"},{"key":"972_CR27","doi-asserted-by":"crossref","unstructured":"G.M. Luong and D.M.H. Walker, \u201cTest Generation for Global Delay Faults\u201d, in Proc. IEEE Int. Test Conference (ITC), 1996, pp. 433\u2013442.","DOI":"10.1109\/TEST.1996.557048"},{"key":"972_CR28","doi-asserted-by":"crossref","unstructured":"W.W. Mao and M.D. Ciletti, \u201cA Variable Observation Time Method for Testing Delay Faults,\u201d in Proc. Of ACM\/IEEE Design Automation Conf. (DAC), 1990, pp. 728\u2013731.","DOI":"10.1145\/123186.123454"},{"issue":"5","key":"972_CR29","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TC.2004.1275295","volume":"53","author":"C. Metra","year":"2004","unstructured":"C. Metra, S. Di Francescantonio, and T.M. Mak, \u201cImplications of Clock Distribution Faults and Issues with Screening Them during Manufacturing Testing,\u201d IEEE Transactions on Computers, vol. 53, no. 5, pp. 531\u2013546, 2004.","journal-title":"IEEE Transactions on Computers"},{"key":"972_CR30","doi-asserted-by":"crossref","unstructured":"R. Panda, D. Blaauw, R. Chaudhry, V. Zolotov, B. Young, and R. Ramaraju, \u201cModel and Analysis for Combined Package and On-Chip Power Grid Simulation,\u201d in Proc. Int. Symp. On Low-Power Electronics and Design (ISLPED), 2000, pp. 179\u2013 184.","DOI":"10.1145\/344166.344574"},{"key":"972_CR31","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1023\/A:1008228817698","volume":"12","author":"L. Pappu","year":"1998","unstructured":"L. Pappu, M.L. Bushnell, V.D. Agrawal, and S. Mandyam-Komar, \u201cStatistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), vol. 12, pp. 239\u2013254, 1998.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"972_CR32","doi-asserted-by":"crossref","unstructured":"J. Pineda de Gyvez, G. Gronthoud, and R. Amine, \u201cVDD Ramp Testing for RF Circuits,\u201d in Proc. IEEE Int. Test Conf. (ITC), 2003, pp. 651\u2013658.","DOI":"10.1109\/TEST.2003.1270893"},{"key":"972_CR33","unstructured":"M. Sharma, \u201cEnhancing Defect Coverage of VLSI Chips by Using Cost Effective Delay Fault Tests,\u201d UILU-ENG-03-2220, October2003, available at http:\/\/www.crhc.uiuc.edu\/TechReports\/reports.html."},{"issue":"10","key":"972_CR34","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/82.539002","volume":"43","author":"S. Somayayula","year":"1996","unstructured":"S. Somayayula, E. Sanchez-Sinencio, and J. Pineda de Gyvez, \u201cAnalog Fault Diagnosis based on Ramping Power Supply Current Signature,\u201d IEEE Trans. on Circuits and Systems-II, vol. 43, no. 10, pp. 703\u2013712, 1996.","journal-title":"IEEE Trans. on Circuits and Systems-II"},{"key":"972_CR35","unstructured":"H. Yan and A.D. Singh, \u201cExperiments in Detecting Delay Faults using Multiple Higher Frequency Clocks and Results from Neighboring Die,\u201d in Proc. IEEE Int. Test Conference (ITC), 2003, pp. 105\u2013111."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0972-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-0972-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0972-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T12:03:46Z","timestamp":1586347426000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-0972-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,8]]},"references-count":35,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,8]]}},"alternative-id":["972"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-0972-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,8]]}}}