{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:14:29Z","timestamp":1761988469011,"version":"3.40.3"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1007\/s10836-012-5297-0","type":"journal-article","created":{"date-parts":[[2012,4,30]],"date-time":"2012-04-30T05:02:17Z","timestamp":1335762137000},"page":"421-434","source":"Crossref","is-referenced-by-count":10,"title":["Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits"],"prefix":"10.1007","volume":"28","author":[{"given":"Judit F.","family":"Freijedo","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Semi\u00e3o","sequence":"additional","affiliation":[]},{"given":"Juan J.","family":"Rodriguez-Andina","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"Isabel C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"J. Paulo","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,5,1]]},"reference":[{"key":"5297_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal A, Dartu F, Blaauw D. \u201cStatistical gate delay model considering multiple input switching\u201d, Proc. DAC\u201904, pp. 658\u2013663","DOI":"10.1145\/996566.996746"},{"key":"5297_CR2","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1109\/TCAD.2005.847944","volume":"24","author":"AH Ajami","year":"2005","unstructured":"Ajami AH, Banerjee K, Pedram M (2005) Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Trans CAD 24:849\u2013861","journal-title":"IEEE Trans CAD"},{"key":"5297_CR3","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/TVLSI.2009.2015455","volume":"18","author":"M Alioto","year":"2010","unstructured":"Alioto M, Palumbo G, Pennisi M (2010) Understanding the effect of process variations on the delay of static and domino logic. IEEE Trans VLSI Syst 18:697\u2013710","journal-title":"IEEE Trans VLSI Syst"},{"key":"5297_CR4","unstructured":"ARM\/IEM, http:\/\/www.arm.com\/products\/esd\/iem_home.html"},{"key":"5297_CR5","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1007\/s10836-005-0972-z","volume":"21","author":"D Barros J\u00fanior","year":"2005","unstructured":"Barros J\u00fanior D, Rodr\u00edguez-Irago M, Santos MB, Teixeira IC, Vargas F, Teixeira JP (2005) Fault modeling and simulation of power supply voltage transients in digital Systems on a Chip. J Electron Test Theor Appl (JETTA) 21:349\u2013363","journal-title":"J Electron Test Theor Appl (JETTA)"},{"key":"5297_CR6","doi-asserted-by":"crossref","unstructured":"Bowman KA, Tschanz J, Wilkerson Ch, Lu S-L, Karnik T, De V, Borkar SY. \u201cCircuit techniques for dynamic variation tolerance\u201d, Proc. DAC\u201909, pp.4\u20137","DOI":"10.1145\/1629911.1629915"},{"key":"5297_CR7","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/JSSC.2008.2007148","volume":"44","author":"KA Bowman","year":"2009","unstructured":"Bowman KA, Tschanz J, Kim NS, Lee JC, Wilkerson Ch, Lu S-L, Karnik T, De V, Borkar SY (2009) Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. IEEE J Solid State Circuits 44:49\u201363","journal-title":"IEEE J Solid State Circuits"},{"key":"5297_CR8","doi-asserted-by":"crossref","unstructured":"Chakraborty A, Duraisami K, Sathanur A, Sithambaram P, Benini L, Macii A, Macii E, Poncino M. \u201cDynamic thermal clock skew compensation using tunable delay buffers\u201d. Proc. ISLPED\u201906, pp.162\u2013167","DOI":"10.1145\/1165573.1165612"},{"key":"5297_CR9","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/TCAD.2008.2009143","volume":"28","author":"L Cheng","year":"2009","unstructured":"Cheng L, Xiong J, He L (2009) Non-gaussian statistical timing analysis using second-order polynomial fitting. IEEE Trans CAD 28:130\u2013140","journal-title":"IEEE Trans CAD"},{"key":"5297_CR10","unstructured":"FARADAY UMC 130nm Cell Library, \u201cFSC0H_D_ Databook_v1.1\u201d, FSC0H_D 0.13um Standard Cell, 2004"},{"key":"5297_CR11","unstructured":"Flynn J (2004) \u201cPower management in complex SoC design\u201d, Synopsys White Paper, http:\/\/www.synopsys.com\/sps , April"},{"key":"5297_CR12","unstructured":"Freijedo J, Semi\u00e3o J, Rodriguez-Andina JJ, Vargas F, Teixeira IC, Teixeira JP. \u201cAn accurate path delay model for multi-VDD dynamic testing of digital circuits\u201d, Proc. LATW\u201908, pp. 23\u201328"},{"key":"5297_CR13","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1166\/jolpe.2010.1076","volume":"6","author":"J Freijedo","year":"2010","unstructured":"Freijedo J, Costas L, Semi\u00e3o J, Rodr\u00edguez-Andina JJ, Moure MJ, Vargas F, Teixeira IC, Teixeira JP (2010) Impact of power supply voltage variations on FPGA-based digital systems performance. J Low Power Electron 6:339\u2013349","journal-title":"J Low Power Electron"},{"key":"5297_CR14","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1166\/jolpe.2008.191","volume":"4","author":"J Freijedo","year":"2008","unstructured":"Freijedo J, Semi\u00e3o J, Rodr\u00edguez-Andina JJ, Vargas F, Teixeira IC, Teixeira JP (2008) Delay modeling for power noise- and temperature-aware design and test of digital systems. J Low Power Electron 4:385\u2013391","journal-title":"J Low Power Electron"},{"key":"5297_CR15","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1166\/jolpe.2011.1127","volume":"7","author":"J Freijedo","year":"2011","unstructured":"Freijedo J, Vald\u00e9s M, Costas L, Moure MJ, Rodr\u00edguez-Andina JJ, Semi\u00e3o J, Vargas F, Teixeira IC, Teixeira JP (2011) Lower VDD operation of FPGA-based digital circuits through delay modeling and time borrowing. J Low Power Electron 7:185\u2013198","journal-title":"J Low Power Electron"},{"key":"5297_CR16","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1109\/TCAD.2006.883910","volume":"26","author":"BP Harish","year":"2007","unstructured":"Harish BP, Bhat N, Patil MB (2007) On a generalized framework for modeling the effects of process variations on circuit delay performance using response surface methodology. IEEE Trans CAD 26:606\u2013614","journal-title":"IEEE Trans CAD"},{"key":"5297_CR17","unstructured":"IBM PowerPC, http:\/\/www.chips.ibm.com\/products\/powerpc\/"},{"key":"5297_CR18","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/TCAD.2008.923251","volume":"27","author":"J Jaffari","year":"2008","unstructured":"Jaffari J, Anis M (2008) Statistical thermal profile considering process variations: analysis and applications. IEEE Trans CAD 27:1027\u20131040","journal-title":"IEEE Trans CAD"},{"key":"5297_CR19","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TVLSI.2007.912027","volume":"16","author":"Y Lin","year":"2008","unstructured":"Lin Y, He L, Hutton M (2008) Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for FPGAs. IEEE Trans VLSI Syst 16:124\u2013133","journal-title":"IEEE Trans VLSI Syst"},{"key":"5297_CR20","unstructured":"Mentor Graphics White Paper, \u201cDesign for variability: Managing design, process, and manufacturing variations in physical design\u201d, http:\/\/www.mentor.com\/resources\/techpubs\/upload\/mentorpaper_43548.pdf , Oct. 2008"},{"key":"5297_CR21","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/JETCAS.2011.2135630","volume":"1","author":"S Mitra","year":"2011","unstructured":"Mitra S, Brelsford K, Kim YM, Lee H-HK, Li Y (2011) Robust system design to overcome CMOS reliability challenges. IEEE J Emerging and Selected Topics in Circuits and Systems 1:30\u201341","journal-title":"IEEE J Emerging and Selected Topics in Circuits and Systems"},{"key":"5297_CR22","doi-asserted-by":"crossref","unstructured":"Nabaa G, Azizi N, Najm FN. \u201cAn adaptive FPGA architecture with process variation compensation and reduced leakage\u201d, Proc. DAC\u201906, pp. 624\u2013629","DOI":"10.1145\/1146909.1147069"},{"key":"5297_CR23","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1023\/A:1016514129296","volume":"18","author":"M Nourani","year":"2002","unstructured":"Nourani M, Attarha A (2002) Signal integrity: fault modeling and testing in high-speed SoCs. J Electron Test Theor Appl (JETTA) 18:539\u2013554","journal-title":"J Electron Test Theor Appl (JETTA)"},{"key":"5297_CR24","doi-asserted-by":"crossref","unstructured":"Oliveira R, Semi\u00e3o J, Teixeira I, Santos M, Teixeira P. \"On-line BIST for performance failure prediction under aging effects in automotive safety-critical applications\", Proc. LATW'11","DOI":"10.1109\/LATW.2011.5985919"},{"key":"5297_CR25","doi-asserted-by":"crossref","unstructured":"Orshansky M, Keutzer K. \u201cA general probabilistic framework for worst-case timing analysis\u201d, Proc. DAC\u201902, pp. 556\u2013561","DOI":"10.1109\/DAC.2002.1012687"},{"key":"5297_CR26","doi-asserted-by":"crossref","unstructured":"Pering T, Burd T, Brodersen R. \u201cThe simulation and evaluation of Dynamic Voltage Scaling algorithms.\u201d Proc. ISLPED\u201998, pp. 76\u201381","DOI":"10.1145\/280756.280790"},{"key":"5297_CR27","doi-asserted-by":"crossref","unstructured":"Reda S, Nassif SR. \u201cAnalyzing the impact of process variations on parametric measurements: Novel models and applications\u201d, Proc. DATE\u201909, pp. 375\u2013380","DOI":"10.1109\/DATE.2009.5090692"},{"key":"5297_CR28","doi-asserted-by":"crossref","unstructured":"Rodr\u00edguez-Irago M, Rodr\u00edguez Andina JJ, Vargas F, Semi\u00e3o J, Teixeira IC, Teixeira JP. \u201cDynamic fault detection in digital systems using Dynamic Voltage Scaling and multi-temperature schemes\", Proc. IOLTS\u201906","DOI":"10.1109\/IOLTS.2006.25"},{"key":"5297_CR29","unstructured":"Rodr\u00edguez-Irago M, Rodr\u00edguez Andina JJ, Vargas F, Teixeira IC, Teixeira JP. \u201cOn the use of multi-clock, multi-VDD and multi-temperature schemes to improve dynamic fault detection in digital systems\u201d, Proc. ETS\u201906, Informal Digest"},{"key":"5297_CR30","unstructured":"Rodr\u00edguez-Irago M, Rodr\u00edguez-Andina JJ, Barros J\u00fanior D, Vargas F, Santos MB, Teixeira IC, Teixeira JP. \u201cUsing multiple clock schemes and multi-VDD test for dynamic fault detection in digital systems\u201d, Proc. LATW\u201905, pp. 87\u201392"},{"key":"5297_CR31","unstructured":"Rodr\u00edguez-Irago M, Rodr\u00edguez-Andina JJ, Vargas F, Teixeira IC, Teixeira JP. \u201cUsing multiple-clock schemes and multi-T test for dynamic fault detection in digital systems\u201d, Proc. LATW\u201906, pp. 103\u2013107"},{"key":"5297_CR32","unstructured":"Rodr\u00edguez-Irago M, Semi\u00e3o J, Rodr\u00edguez-Andina JJ, Vargas F, Teixeira IC, Teixeira JP. \u201cA model for the analytical definition of multi-VDD, multi-T dynamic tests in nanometer digital circuits\u201d, Proc. LATW\u201907, pp. 55\u201360"},{"key":"5297_CR33","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T Sakurai","year":"1990","unstructured":"Sakurai T, Newton A (1990) Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas. IEEE J Solid State Circuits 25:584\u2013594","journal-title":"IEEE J Solid State Circuits"},{"key":"5297_CR34","doi-asserted-by":"crossref","unstructured":"Salzmann J, Sill F, Timmermann D (2007) \u201cAlgorithm for Fast Statistical Timing Analysis\u201d, Proc. International Symposium on System-on-Chip, pp. 90\u201393","DOI":"10.1109\/ISSOC.2007.4427424"},{"key":"5297_CR35","doi-asserted-by":"crossref","unstructured":"Semi\u00e3o J, Freijedo J, Rodriguez-Andina J, Vargas F, Santos M, Teixeira I, Teixeira P. \u201cDelay-fault tolerance to power supply voltage disturbances analysis in nanometer technologies\u201d, Proc. IOLTS\u201909, pp. 223\u2013228","DOI":"10.1109\/IOLTS.2009.5196020"},{"key":"5297_CR36","unstructured":"Transmeta Crusoe. http:\/\/www.transmeta.com\/technology\/index.html"},{"key":"5297_CR37","doi-asserted-by":"crossref","unstructured":"Visweswariah C (2004) \u201cStatistical analysis and design: From picoseconds to probabilities\u201d, Proc. 17th Symposium on Integrated Circuits and System Design","DOI":"10.1145\/1016568.1016576"},{"key":"5297_CR38","doi-asserted-by":"crossref","unstructured":"Wang J, Walker DMH, Majhi A, Kruseman B, Gronthoud G, Villagra LE, van de Wiel P, Eichenberger S. \u201cPower supply noise in delay testing\u201d, Proc. ITC\u201906","DOI":"10.1109\/TEST.2006.297642"},{"key":"5297_CR39","unstructured":"Zhang Y, Dick R, Chakrabarty K. \u201cEnergy-aware deterministic fault tolerance in distributed real-time embedded systems\u201d, Proc. DAC\u201904, pp. 550\u2013554"},{"key":"5297_CR40","doi-asserted-by":"crossref","unstructured":"Zhao W, Cao Y. \u201cPredictive technology model for nano-CMOS design exploration\u201d, ACM J. Emerging Technologies in Computing Systems, vol. 3, Apr. 2007 (models available at http:\/\/www.eas.asu.edu\/~ptm\/ )","DOI":"10.1145\/1229175.1229176"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5297-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5297-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5297-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:22:46Z","timestamp":1743027766000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5297-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,1]]},"references-count":40,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["5297"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5297-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2012,5,1]]}}}