{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:13:00Z","timestamp":1764936780022},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,6,9]],"date-time":"2015-06-09T00:00:00Z","timestamp":1433808000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1007\/s11241-015-9229-9","type":"journal-article","created":{"date-parts":[[2015,6,8]],"date-time":"2015-06-08T08:25:04Z","timestamp":1433751904000},"page":"272-322","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":26,"title":["A framework for memory contention analysis in multi-core platforms"],"prefix":"10.1007","volume":"52","author":[{"given":"Dakshina","family":"Dasari","sequence":"first","affiliation":[]},{"given":"Vincent","family":"Nelis","sequence":"additional","affiliation":[]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,6,9]]},"reference":[{"key":"9229_CR1","doi-asserted-by":"crossref","unstructured":"Akesson B, Goossens K (2011) Architectures and modeling of predictable memory controllers for improved system integration. In: Design, automation test in Europe conference exhibition (DATE), 2011, pp 1\u20136","DOI":"10.1109\/DATE.2011.5763145"},{"key":"9229_CR2","doi-asserted-by":"crossref","unstructured":"Akesson B, Hansson A, Goossens K (2009) Composable resource sharing based on latency-rate servers. In: 12th Euromicro conference on digital system design, architectures, methods and tools, 2009, DSD\u201909. IEEE Computer Society, Washington, DC, pp 547\u2013555","DOI":"10.1109\/DSD.2009.167"},{"issue":"1","key":"9229_CR3","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1851166.1851172","volume":"7","author":"B Andersson","year":"2010","unstructured":"Andersson B, Easwaran A, Lee J (2010) Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems. ACM Sigbed Rev 7(1):4","journal-title":"ACM Sigbed Rev"},{"issue":"2","key":"9229_CR4","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) SimpleScalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367","journal-title":"Computer"},{"issue":"3","key":"9229_CR5","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1145\/2544350.2544354","volume":"10","author":"M Behnam","year":"2013","unstructured":"Behnam M, Inam R, Nolte T, Sj\u00f6din M (2013) Multi-core composability in the face of memory-bus contention. SIGBED Rev 10(3):35\u201342","journal-title":"SIGBED Rev"},{"key":"9229_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., Flamand, E., Fuin, D., Melpignano, D.: P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In: Proc. of Design, Automation and Test in Europe Conference, pp. 983\u2013987 (2012)","DOI":"10.1109\/DATE.2012.6176639"},{"key":"9229_CR7","doi-asserted-by":"crossref","unstructured":"Chattopadhyay S, Chong LK, Roychoudhury A, Kelter T, Marwedel P, Falk H (2014) A unified WCET analysis framework for multicore platforms. ACM Trans Embed Comput Syst 13(4s):124:1\u2013124:29","DOI":"10.1145\/2584654"},{"key":"9229_CR8","doi-asserted-by":"crossref","unstructured":"Chattopadhyay S, Roychoudhury A, Mitra T (2010) Modeling shared cache and bus in multi-cores for timing analysis. In: Proceedings of the 13th international workshop on software & compilers for embedded systems, pp 6:1\u20136:10","DOI":"10.1145\/1811212.1811220"},{"issue":"1","key":"9229_CR9","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"RL Cruz","year":"1991","unstructured":"Cruz RL (1991) A calculus for network delay. I. Network elements in isolation. IEEE Trans Inf Theory 37(1):114\u2013131","journal-title":"IEEE Trans Inf Theory"},{"key":"9229_CR10","doi-asserted-by":"crossref","unstructured":"Dasari D, Akesson B, Nelis V, Awan MAA, Petters SM (2013) Identifying the sources of unpredictability in COTS-based multicore systems. In: 8th IEEE international symposium on industrial embedded systems (SIES)","DOI":"10.1109\/SIES.2013.6601469"},{"key":"9229_CR11","doi-asserted-by":"crossref","unstructured":"Dasari D, Andersson B, Nelis V, Petters SM, Easwaran A, Lee J (2011) Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In: IEEE 10th international conference on trust, security and privacy in computing and communications, pp 1068\u20131075","DOI":"10.1109\/TrustCom.2011.146"},{"key":"9229_CR12","doi-asserted-by":"crossref","unstructured":"Dasari D, Nelis V (2012) An analysis of the impact of bus contention on the WCET in multicores. In: IEEE 9th international conference on embedded software and systems (HPCC-ICESS), pp 1450\u20131457","DOI":"10.1109\/HPCC.2012.212"},{"key":"9229_CR13","unstructured":"Gustafsson J, Betts A, Ermedahl A, Lisper B (2010) The M\u00e4lardalen WCET benchmarks\u2014past, present and future. OCG, Brussels, pp 137\u2013147"},{"key":"9229_CR14","doi-asserted-by":"crossref","unstructured":"Hara Y, Tomiyama H, Honda S, Takada H, Ishii K (2008) CHStone: a benchmark program suite for practical c-based high-level synthesis. In: IEEE international symposium on circuits and systems, 2008, ISCAS 2008, pp 1192\u20131195","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"9229_CR15","unstructured":"IEC 61508 (2010) Functional safety of electrical\/electronic\/programmable electronic safety-related systems"},{"key":"9229_CR16","unstructured":"JEDEC Solid State Technology Association (2012) DDR3 SDRAM specification, JESD79-3F edn"},{"key":"9229_CR17","doi-asserted-by":"crossref","unstructured":"Kelter T, Falk H, Marwedel P, Chattopadhyay S, Roychoudhury A (2011) Bus-aware multicore WCET analysis through TDMA offset bounds. In: Proceedings of the 2011 Euromicro conference on real-time systems, pp 3\u201312","DOI":"10.1109\/ECRTS.2011.9"},{"key":"9229_CR18","doi-asserted-by":"crossref","unstructured":"Kollig P, Osborne C, Henriksson T (2009) Heterogeneous multi-core platform for consumer multimedia applications. In: Proceedings of design, automation and test in Europe conference","DOI":"10.1109\/DATE.2009.5090857"},{"key":"9229_CR19","unstructured":"Lee C, Potkonjak M, Mangione-Smith W (1997) Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In: Proceedings of ACM\/IEEE international symposium on microarchitecture, pp 330\u2013335"},{"key":"9229_CR20","doi-asserted-by":"crossref","unstructured":"Li Y, Akesson B, Goossens K (2014) Dynamic command scheduling for real-time memory controllers. In: 26th Euromicro conference on real-time systems (ECRTS), pp 3\u201314","DOI":"10.1109\/ECRTS.2014.18"},{"key":"9229_CR21","doi-asserted-by":"crossref","unstructured":"Nowotsch, J., Paulitsch, M.: Leveraging multi-core computing architectures in avionics. In: 2012 Ninth European dependable computing conference (EDCC), pp 132\u2013143. IEEE, Washington, DC (2012)","DOI":"10.1109\/EDCC.2012.27"},{"key":"9229_CR22","unstructured":"Nowotsch J, Paulitsch M, Henrichsen A, Pongratz W, Schacht A (2014) Monitoring and wcet analysis in cots multi-core-soc-based mixed-criticality systems. In: Design, automation and test in Europe conference and exhibition (DATE), pp 1\u20135"},{"issue":"4","key":"9229_CR23","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/LES.2010.2041634","volume":"1","author":"M Paolieri","year":"2009","unstructured":"Paolieri M, Quinones E, Cazorla F, Valero M (2009) An analyzable memory controller for hard real-time CMPs. IEEE Embe Syst Lett 1(4):86\u201390","journal-title":"IEEE Embe Syst Lett"},{"key":"9229_CR24","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Schranzhofer A, Chen JJ, Caccamo M, Thiele L (2010) Worst case delay analysis for memory interference in multicore systems. In: Conference on design, automation and test in Europe, pp 741\u2013746","DOI":"10.1109\/DATE.2010.5456952"},{"key":"9229_CR25","doi-asserted-by":"crossref","unstructured":"Reineke J, Liu I, Patel H, Kim S, Lee EA (2011) PRET DRAM controller: bank privatization for predictability and temporal isolation. In: CODES+ISSS \u201911: proceedings of the IEEE\/ACM international conference on Hardware\/software codesign and system synthesis, pp 99\u2013108","DOI":"10.1145\/2039370.2039388"},{"key":"9229_CR26","doi-asserted-by":"crossref","unstructured":"Rodrigues V, Akesson B, Melo de Sousa S, Florido M (2013) A declarative compositional timing analysis for multicores using the latency-rate abstraction. Practical aspects of declarative languages. Lecture Notes in Computer Science, vol 7752. Springer, Berlin Heidelberg, pp 43\u201359","DOI":"10.1007\/978-3-642-45284-0_4"},{"key":"9229_CR27","doi-asserted-by":"crossref","unstructured":"Ros\u00e9n J, Andrei A, Eles P, Peng Z (2007) Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: Proceedings of the real-time systems symposium, pp 49\u201360","DOI":"10.1109\/RTSS.2007.24"},{"key":"9229_CR28","unstructured":"Schliecker S, Ernst R (2011) Real-time performance analysis of multiprocessor systems with shared memory. ACM Trans Embed Comput Syst 10:22:1\u201322:27"},{"key":"9229_CR29","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Proceedings of the conference on design, automation and test in Europe, pp 759\u2013764","DOI":"10.1109\/DATE.2010.5456951"},{"key":"9229_CR30","doi-asserted-by":"crossref","unstructured":"Schranzhofer A, Chen JJ, Thiele L (2010) Timing analysis for TDMA arbitration in resource sharing systems. In: 16th IEEE real-time and embedded technology and applications symposium, pp 215\u2013224","DOI":"10.1109\/RTAS.2010.24"},{"key":"9229_CR31","doi-asserted-by":"crossref","unstructured":"Schranzhofer A, Pellizzoni R, Chen JJ, Thiele L, Caccamo M (2010) Worst-case response time analysis of resource access models in multi-core systems. In: Proceedings of the 47th design automation conference. DAC\u201910. ACM, New York, pp 332\u2013337","DOI":"10.1145\/1837274.1837359"},{"key":"9229_CR32","doi-asserted-by":"crossref","unstructured":"Schranzhofer A, Pellizzoni R, Chen JJ, Thiele L, Caccamo M (2011) Timing analysis for resource access interference on adaptive resource arbiters. In: Real-time and embedded technology and applications symposium","DOI":"10.1109\/RTAS.2011.28"},{"key":"9229_CR33","doi-asserted-by":"crossref","unstructured":"Shah H, Raabe A, Knoll A (2012) Bounding WCET of applications using SDRAM with priority based budget scheduling in MPSoCs. In: Design, automation test in Europe conference exhibition (DATE), pp 665\u2013670","DOI":"10.1109\/DATE.2012.6176554"},{"key":"9229_CR34","doi-asserted-by":"crossref","unstructured":"Thiele L, Chakraborty S, Naedele M (2000) Real-time calculus for scheduling hard real-time systems. In: The 2000 IEEE international symposium on circuits and systems, 2000. ISCAS 2000, Geneva, vol 4. IEEE Computer Society Press, Washington, DC, pp 101\u2013104","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"9229_CR35","doi-asserted-by":"crossref","unstructured":"van Berkel C (2009) Multi-core for mobile phones. In: Proceedings of design, automation and test in Europe conference, pp 1260\u20131265","DOI":"10.1109\/DATE.2009.5090858"},{"key":"9229_CR36","volume-title":"Measurement-based timing analysis. Leveraging applications of formal methods verification and validation","author":"I Wenzel","year":"2009","unstructured":"Wenzel I, Kirner R, Rieder B, Puschner P (2009) Measurement-based timing analysis. Leveraging applications of formal methods verification and validation. Springer, Berlin"},{"key":"9229_CR37","doi-asserted-by":"crossref","unstructured":"Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand C, Heckmann R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenstr\u00f6m P (2008) The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans Embed Comput Syst 7:36:1\u201336:53","DOI":"10.1145\/1347375.1347389"},{"issue":"7","key":"9229_CR38","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm R, Grund D, Reineke J, Schlickling M, Pister M, Ferdinand C (2009) Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. Trans Comput-Aided Des Integ Circ Syst 28(7):966\u2013978","journal-title":"Trans Comput-Aided Des Integ Circ Syst"},{"key":"9229_CR39","doi-asserted-by":"crossref","unstructured":"Wu ZP, Krish Y, Pellizzoni R (2013) Worst case analysis of DRAM latency in multi-requestor systems. In: Proceedings of IEEE real-time systems symposium","DOI":"10.1109\/RTSS.2013.44"},{"key":"9229_CR40","doi-asserted-by":"crossref","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2012) Memory access control in multiprocessor for real-time systems with mixed criticality. In: 24th Euromicro conference on real-time systems (ECRTS), pp 299\u2013308","DOI":"10.1109\/ECRTS.2012.32"},{"key":"9229_CR41","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2013) Memguard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: IEEE 19th real-time and embedded technology and applications symposium (RTAS). IEEE Computer Society Press, Washington, DC, pp 55\u201364"},{"key":"9229_CR42","doi-asserted-by":"crossref","unstructured":"Zhou M, Bock S, Ferreira A, Childers B, Melhem R, Mosse D (2011) Real-time scheduling for phase change main memory systems. In: TrustCom, ICESS11, pp 991\u2013998","DOI":"10.1109\/TrustCom.2011.136"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9229-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-015-9229-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9229-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T10:21:38Z","timestamp":1566814898000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-015-9229-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,9]]},"references-count":42,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,5]]}},"alternative-id":["9229"],"URL":"https:\/\/doi.org\/10.1007\/s11241-015-9229-9","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6,9]]}}}