{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T04:38:04Z","timestamp":1782535084574,"version":"3.54.5"},"reference-count":32,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1992,7,1]],"date-time":"1992-07-01T00:00:00Z","timestamp":709948800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer-Aided Design"],"published-print":{"date-parts":[[1992,7]]},"DOI":"10.1016\/0010-4485(92)90063-g","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:47:17Z","timestamp":1047653237000},"page":"367-379","source":"Crossref","is-referenced-by-count":20,"title":["Prelayout timing analysis of cell-based VLSI designs"],"prefix":"10.1016","volume":"24","author":[{"given":"H.","family":"Youssef","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"Shragowitz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Sutanthavibul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/0010-4485(92)90063-G_BIB1","series-title":"Proc. 15th Design Automation Conf.","first-page":"264","article-title":"Design verification and performance analysis","author":"Wold","year":"1978"},{"key":"10.1016\/0010-4485(92)90063-G_BIB2","series-title":"Proc. 18th Design Automation Conf.","first-page":"105","article-title":"Hierarchical design verification for large digital systems","author":"Sasaki","year":"1981"},{"issue":"No 1","key":"10.1016\/0010-4485(92)90063-G_BIB3","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1147\/rd.261.0100","article-title":"Timing analysis of computer hardware","volume":"Vol 26","author":"Hitchcock","year":"1982","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0010-4485(92)90063-G_BIB4","series-title":"Proc. 19th Design Automation Conf.","first-page":"594","article-title":"Timing verification and the timing analysis program","author":"Hitchcock","year":"1982"},{"key":"10.1016\/0010-4485(92)90063-G_BIB5","series-title":"Proc. 19th Design Automation Conf.","first-page":"605","article-title":"Developments in logic network path delay analysis","author":"Bening","year":"1982"},{"issue":"No 4","key":"10.1016\/0010-4485(92)90063-G_BIB6","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/TCAD.1987.1270311","article-title":"Timing analysis and performance improvement of MOS VLSI designs","volume":"Vol CAD-6","author":"Jouppi","year":"1987","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0010-4485(92)90063-G_BIB7","series-title":"Proc. ICCAD '86","first-page":"130","article-title":"LEADOUT: a static timing analysis for CMOS circuits","author":"Szymanski","year":"1986"},{"key":"10.1016\/0010-4485(92)90063-G_BIB8","series-title":"Proc. 21st Design Automation Conf.","first-page":"133","article-title":"Chip layout optimization using critical path weighting","author":"Dunlop","year":"1984"},{"issue":"No 8","key":"10.1016\/0010-4485(92)90063-G_BIB9","doi-asserted-by":"crossref","DOI":"10.1109\/43.31546","article-title":"Generation of performance constraints for layout","volume":"Vol CAD-8","author":"Nair","year":"1989","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0010-4485(92)90063-G_BIB10","series-title":"Proc. 26th Design Automation Conf.","first-page":"370","article-title":"Performance-driven placement of cell based ICs","author":"Jackson","year":"1989"},{"key":"10.1016\/0010-4485(92)90063-G_BIB11","series-title":"Proc. 18th Design Automation Conf.","first-page":"118","article-title":"A critical path delay check system","author":"Kamikawai","year":"1981"},{"key":"10.1016\/0010-4485(92)90063-G_BIB12","first-page":"94","article-title":"Timing driven layout of cell-based ICs","author":"Teig","year":"1987","journal-title":"Design Automation Guide"},{"key":"10.1016\/0010-4485(92)90063-G_BIB13","series-title":"Proc. 22nd Design Automation Conf.","first-page":"124","article-title":"Timing influenced layout design","author":"Burstein","year":"1985"},{"key":"10.1016\/0010-4485(92)90063-G_BIB14","series-title":"Proc. ICCAD '87","first-page":"88","article-title":"Circuit placement for predictable performance","author":"Hauge","year":"1987"},{"key":"10.1016\/0010-4485(92)90063-G_BIB15","series-title":"Proc. 25th Design Automation Conf.","first-page":"720","article-title":"A path selection algorithm for timing analysis","author":"Yen","year":"1988"},{"key":"10.1016\/0010-4485(92)90063-G_BIB16","series-title":"Proc. 26th Design Automation Conf.","first-page":"364","article-title":"Path-delay constrained floorplanning: a mathematical programming approach for initial placement","author":"Prasitjutrakul","year":"1989"},{"key":"10.1016\/0010-4485(92)90063-G_BIB17","series-title":"PhD Thesis","article-title":"Sequential and parallel algorithms for physical layout","author":"Lee","year":"1987"},{"key":"10.1016\/0010-4485(92)90063-G_BIB18","series-title":"Proc. 26th Design Automation Conf.","first-page":"90","article-title":"JUNE: an adaptive timing-driven layout system","author":"Sutanthavibul","year":"1990"},{"key":"10.1016\/0010-4485(92)90063-G_BIB19","series-title":"Fundamentals of Computer Algorithms","author":"Horowitz","year":"1984"},{"key":"10.1016\/0010-4485(92)90063-G_BIB20","series-title":"Combinatiorial Optimization: Networks and Matroids","author":"Lawler","year":"1976"},{"key":"10.1016\/0010-4485(92)90063-G_BIB21","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1002\/net.3230120406","article-title":"An efficient algorithm for K shortest simple paths","volume":"Vol 12","author":"Kato","year":"1982","journal-title":"Networks"},{"key":"10.1016\/0010-4485(92)90063-G_BIB22","series-title":"Internal Report","article-title":"Long path finding algorithms for timing verification on large digital systems","author":"Asano","year":"1984"},{"key":"10.1016\/0010-4485(92)90063-G_BIB23","series-title":"Graph Theory with Applications to Algorithms and Computer Sciences","first-page":"25","article-title":"Long path enumeration algorithms for timing verification on large digital systems","author":"Asano","year":"1985"},{"key":"10.1016\/0010-4485(92)90063-G_BIB24","series-title":"PhD Thesis","article-title":"Timing issues in cell based VLSI design","author":"Youssef","year":"1990"},{"key":"10.1016\/0010-4485(92)90063-G_BIB25","series-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey","year":"1979"},{"key":"10.1016\/0010-4485(92)90063-G_BIB26","series-title":"Electronic Design Interchange Format \u2014 Version 200","year":"1987"},{"key":"10.1016\/0010-4485(92)90063-G_BIB27","series-title":"Proc. VLSI & Computers Conf.","first-page":"193","article-title":"A fast timing analysis tool for VLSI","author":"Heinkele","year":"1987"},{"issue":"No 1","key":"10.1016\/0010-4485(92)90063-G_BIB28","first-page":"56","article-title":"On path selection in combinational logic circuits","volume":"Vol CAD-8","author":"Li","year":"1989","journal-title":"IEEE Trans. Comput. Aided Des."},{"issue":"No 9","key":"10.1016\/0010-4485(92)90063-G_BIB29","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1016\/0010-4485(86)90002-3","article-title":"Hierarchical timing verification system","volume":"Vol 18","author":"Reddi","year":"1986","journal-title":"Comput.-Aided Des."},{"key":"10.1016\/0010-4485(92)90063-G_BIB30","series-title":"Proc. CompEuro '88","first-page":"48","article-title":"Predictive tools in VLSI system design: timing aspects","author":"Shragowitsz","year":"1988"},{"key":"10.1016\/0010-4485(92)90063-G_BIB31","series-title":"Applied Linear Regression","author":"Weisberg","year":"1985"},{"key":"10.1016\/0010-4485(92)90063-G_BIB32","series-title":"Proc. ICCAD '89","first-page":"520","article-title":"Critical path issue in VLSI design","author":"Youssef","year":"1989"}],"container-title":["Computer-Aided Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:001044859290063G?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:001044859290063G?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T23:03:17Z","timestamp":1584486197000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/001044859290063G"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,7]]},"references-count":32,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1992,7]]}},"alternative-id":["001044859290063G"],"URL":"https:\/\/doi.org\/10.1016\/0010-4485(92)90063-g","relation":{},"ISSN":["0010-4485"],"issn-type":[{"value":"0010-4485","type":"print"}],"subject":[],"published":{"date-parts":[[1992,7]]}}}