{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:50:59Z","timestamp":1742403059289},"reference-count":7,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1992,6,1]],"date-time":"1992-06-01T00:00:00Z","timestamp":707356800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information Processing Letters"],"published-print":{"date-parts":[[1992,6]]},"DOI":"10.1016\/0020-0190(92)90238-q","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T03:38:59Z","timestamp":1027654739000},"page":"187-196","source":"Crossref","is-referenced-by-count":1,"title":["A fault-tolerant hexagonal systolic array"],"prefix":"10.1016","volume":"42","author":[{"given":"C.","family":"Aykanat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"\u00d6zg\u00fcner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0020-0190(92)90238-Q_BIB1","series-title":"Tech. Rept. R-527","article-title":"Design of self checking digital networks using coding techniques","author":"Anderson","year":"1971"},{"key":"10.1016\/0020-0190(92)90238-Q_BIB2","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/43.3127","article-title":"The design of concurrent error diagnosable systolic arrays for band matrix multiplications","volume":"7","author":"Chan","year":"1988","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"10.1016\/0020-0190(92)90238-Q_BIB3","series-title":"Ph.D. Thesis","article-title":"Systolic diagnosis of processor arrays","author":"Choi","year":"1986"},{"key":"10.1016\/0020-0190(92)90238-Q_BIB4","first-page":"451","article-title":"Fault diagnosis of reconfigurable array","author":"Choi","year":"1984","journal-title":"Proc. IEEE Internat. Conf. on Computer Design"},{"key":"10.1016\/0020-0190(92)90238-Q_BIB5","first-page":"330","article-title":"Low cost schemes for fault tolerance in matrix operations with processor arrays","author":"Huang","year":"1982","journal-title":"Proc. 12th Internat. Symp. on Fault Tolerant Computing"},{"key":"10.1016\/0020-0190(92)90238-Q_BIB6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures","author":"Kung","year":"1982","journal-title":"IEEE Comput."},{"key":"10.1016\/0020-0190(92)90238-Q_BIB7","first-page":"256","article-title":"Systolic arrays for VLSI","author":"Kung","year":"1978","journal-title":"Sparse Matrix Symp. SIAM"}],"container-title":["Information Processing Letters"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:002001909290238Q?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:002001909290238Q?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,13]],"date-time":"2019-04-13T08:27:37Z","timestamp":1555144057000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/002001909290238Q"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,6]]},"references-count":7,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1992,6]]}},"alternative-id":["002001909290238Q"],"URL":"https:\/\/doi.org\/10.1016\/0020-0190(92)90238-q","relation":{},"ISSN":["0020-0190"],"issn-type":[{"value":"0020-0190","type":"print"}],"subject":[],"published":{"date-parts":[[1992,6]]}}}