{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T18:54:31Z","timestamp":1648752871051},"reference-count":4,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1995,4,1]],"date-time":"1995-04-01T00:00:00Z","timestamp":796694400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information Processing Letters"],"published-print":{"date-parts":[[1995,4]]},"DOI":"10.1016\/0020-0190(95)00003-u","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T02:04:31Z","timestamp":1027649071000},"page":"81-84","source":"Crossref","is-referenced-by-count":1,"title":["Lazy update: An efficient implementation of LRU stacks"],"prefix":"10.1016","volume":"54","author":[{"given":"Luis","family":"Barriga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rassul","family":"Ayani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0020-0190(95)00003-U_BIB1","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/2.268884","article-title":"Caching strategies to improve disk system performance","author":"Karedla","year":"1994","journal-title":"IEEE Comput."},{"key":"10.1016\/0020-0190(95)00003-U_BIB2","first-page":"212","article-title":"Implementing stack simulation for highly-associative memories","volume":"19","author":"Kim","year":"1991"},{"issue":"12(2)","key":"10.1016\/0020-0190(95)00003-U_BIB3","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1147\/sj.92.0078","article-title":"Evaluation techniques for storage hierarchies","volume":"9","author":"Mattson","year":"1970","journal-title":"IBM Systems J."},{"key":"10.1016\/0020-0190(95)00003-U_BIB4","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/12.135552","article-title":"Synthetic traces for trace-driven simulation of cache memories","author":"Thiebaut","year":"1992","journal-title":"IEEE Trans. Comput."}],"container-title":["Information Processing Letters"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:002001909500003U?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:002001909500003U?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,15]],"date-time":"2019-04-15T02:58:36Z","timestamp":1555297116000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/002001909500003U"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,4]]},"references-count":4,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1995,4]]}},"alternative-id":["002001909500003U"],"URL":"https:\/\/doi.org\/10.1016\/0020-0190(95)00003-u","relation":{},"ISSN":["0020-0190"],"issn-type":[{"value":"0020-0190","type":"print"}],"subject":[],"published":{"date-parts":[[1995,4]]}}}