{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T05:22:50Z","timestamp":1734153770119,"version":"3.30.2"},"reference-count":21,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[1988,1,1]],"date-time":"1988-01-01T00:00:00Z","timestamp":567993600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers & Graphics"],"published-print":{"date-parts":[[1988,1]]},"DOI":"10.1016\/0097-8493(88)90055-6","type":"journal-article","created":{"date-parts":[[2003,8,7]],"date-time":"2003-08-07T23:49:30Z","timestamp":1060300170000},"page":"341-348","source":"Crossref","is-referenced-by-count":0,"title":["A new data structure for representing cell hierarchy in layout design"],"prefix":"10.1016","volume":"12","author":[{"given":"Jing-Ling","family":"Xue","sequence":"first","affiliation":[]},{"given":"Xian-Long","family":"Hong","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0097-8493(88)90055-6_BIB1","series-title":"VLSI Design Fourth Quarter","article-title":"Caesar: An interactive editor for VLSI layouts","author":"Ousterhout","year":"1981"},{"key":"10.1016\/0097-8493(88)90055-6_BIB2","unstructured":"G. C. Billingsley and K. Keller, Users' and programmers' manuals of KIC2. University of California, Berkeley, CA."},{"key":"10.1016\/0097-8493(88)90055-6_BIB3","series-title":"Proc. 19th Design Automation Conference","first-page":"352","article-title":"The quad CIF tree: A data structure for hierarchical on-line algorithms","author":"Kedem","year":"1982"},{"issue":"3","key":"10.1016\/0097-8493(88)90055-6_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1986.1270210","article-title":"Multiple storage quad tree: A simpler faster alternative to bisector list quad trees","volume":"CAD-5","author":"Brown","year":"1986","journal-title":"IEEE Trans. Comp. Aided Design"},{"key":"10.1016\/0097-8493(88)90055-6_BIB5","unstructured":"A.R. Lanfri, PHLED45: An enhanced version of Caesar supporting 450 geometries, in Proc. 21st Design Automation Conference, pp. 558\u2013564."},{"key":"10.1016\/0097-8493(88)90055-6_BIB6","article-title":"Symbolic layout and compaction of integrated circuits","author":"Hsueh","year":"1979","journal-title":"University of California, Berkeley, Tech. Rep. UCB\/ERL\/M79\/80"},{"issue":"1","key":"10.1016\/0097-8493(88)90055-6_BIB7","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1985.1270098","article-title":"Geographical data structure compared: A study of data structure supporting region queries","volume":"CAD-5","author":"Rosenberg","year":"1985","journal-title":"IEEE Trans. Comp.-Aided Design"},{"issue":"1","key":"10.1016\/0097-8493(88)90055-6_BIB8","first-page":"87","article-title":"Corner stitching: A data structuring technique for VLSI layout tools","volume":"CAD-3","author":"Ousterhout","year":"1984","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/0097-8493(88)90055-6_BIB9","series-title":"Proc. 21st Design Automation Conference","first-page":"152","article-title":"Magic: A VLSI layout system","author":"Ousterhout","year":"1984"},{"key":"10.1016\/0097-8493(88)90055-6_BIB10","series-title":"Master's thesis","article-title":"MAPLE: Yet another VLSI layout system","author":"Xue","year":"1987"},{"key":"10.1016\/0097-8493(88)90055-6_BIB11","series-title":"VLSI Architecture","article-title":"Design approach and associated tools","author":"Chesney","year":"1983"},{"key":"10.1016\/0097-8493(88)90055-6_BIB12","unstructured":"K.H. Wu, A.C. Parker and K. Conner, Procedural layout some practical experience for production-quality integrated circuits, in Proc. VLSI'83, pp. 447\u2013456."},{"issue":"4","key":"10.1016\/0097-8493(88)90055-6_BIB13","first-page":"190","article-title":"Exploitation of hierarchy in analyses of integrated circuit artwork","volume":"CAD-1","author":"Newell","year":"1982","journal-title":"IEEE Trans. Comp.-Aided Design Integrated Circuits Systems"},{"key":"10.1016\/0097-8493(88)90055-6_BIB14","series-title":"Caltech Conference on VLSI","first-page":"299","article-title":"A methodology for improved verification of VLSI designs without loss of area","author":"Scheffer","year":"1981"},{"key":"10.1016\/0097-8493(88)90055-6_BIB15","series-title":"Proc. 22nd Design Conference","first-page":"293","article-title":"Hierarchical analysis of IC with user defined abstraction rules","author":"Scheffer","year":"1985"},{"key":"10.1016\/0097-8493(88)90055-6_BIB16","first-page":"1281","article-title":"Circuit layout","volume":"69(10)","author":"Soukup","year":"1981"},{"key":"10.1016\/0097-8493(88)90055-6_BIB17","series-title":"Proc. 20th Design Automation Conference","first-page":"337","article-title":"Hierarchical circuit extraction with detailed parasitic capacitance","author":"Tarolli","year":"1983"},{"key":"10.1016\/0097-8493(88)90055-6_BIB18","series-title":"Proc. 21st Design Automation Conference","first-page":"484","article-title":"Hierarchical layout verification","author":"Wagner","year":"1984"},{"key":"10.1016\/0097-8493(88)90055-6_BIB19","series-title":"Proc. 22nd Design Automation Conference","first-page":"695","article-title":"Hierarchical circuit verification","author":"Wang","year":"1985"},{"key":"10.1016\/0097-8493(88)90055-6_BIB20","first-page":"40","article-title":"A hierarchical design-rule checking algorithm","author":"Whitney","year":"1981","journal-title":"Lambda Magazine"},{"year":"1980","series-title":"Introduction to VLSI Systems","author":"Mead","key":"10.1016\/0097-8493(88)90055-6_BIB21"}],"container-title":["Computers & Graphics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0097849388900556?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0097849388900556?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T05:08:59Z","timestamp":1585112939000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0097849388900556"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,1]]},"references-count":21,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1988,1]]}},"alternative-id":["0097849388900556"],"URL":"https:\/\/doi.org\/10.1016\/0097-8493(88)90055-6","relation":{},"ISSN":["0097-8493"],"issn-type":[{"type":"print","value":"0097-8493"}],"subject":[],"published":{"date-parts":[[1988,1]]}}}