{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:42:17Z","timestamp":1649090537511},"reference-count":10,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1995,3,1]],"date-time":"1995-03-01T00:00:00Z","timestamp":794016000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers &amp; Graphics"],"published-print":{"date-parts":[[1995,3]]},"DOI":"10.1016\/0097-8493(94)00156-s","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T02:59:16Z","timestamp":1027652356000},"page":"301-308","source":"Crossref","is-referenced-by-count":0,"title":["Graphics ASIC design using VHDL"],"prefix":"10.1016","volume":"19","author":[{"given":"Martin","family":"White","sequence":"first","affiliation":[]},{"given":"Marcus D.","family":"Waller","sequence":"additional","affiliation":[]},{"given":"Graham J.","family":"Dunnett","sequence":"additional","affiliation":[]},{"given":"Paul F.","family":"Lister","sequence":"additional","affiliation":[]},{"given":"Richard L.","family":"Grimsdale","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0097-8493(94)00156-S_BIB1","series-title":"Eurographic '86","first-page":"67","article-title":"A Multiple Application Graphics Integrated Circuit\u2014MAGIC","author":"Agate","year":"1986"},{"key":"10.1016\/0097-8493(94)00156-S_BIB2","series-title":"Advances in Computer Graphics Hardware V","article-title":"The AIDA Advanced Image Display Architecture","author":"Evans","year":"1992"},{"key":"10.1016\/0097-8493(94)00156-S_BIB3","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/38.163624","article-title":"The IMAGE for high performance 3D rendering","volume":"12","author":"Dunnett","year":"1992","journal-title":"IEEE Computer Graphics and Applications"},{"key":"10.1016\/0097-8493(94)00156-S_BIB4","year":"1988"},{"key":"10.1016\/0097-8493(94)00156-S_BIB5","author":"Perry","year":"1991"},{"key":"10.1016\/0097-8493(94)00156-S_BIB6","author":"Airiau","year":"1994"},{"key":"10.1016\/0097-8493(94)00156-S_BIB7","author":"Bursky","year":"1994"},{"key":"10.1016\/0097-8493(94)00156-S_BIB8","author":"Texas Instruments","year":"1993","journal-title":"Texas Instruments FPGA Applications Handbook"},{"key":"10.1016\/0097-8493(94)00156-S_BIB9","author":"I-CUBE","year":"1993","journal-title":"IQ160 Field Programmable Interconnect Device Data Book"},{"key":"10.1016\/0097-8493(94)00156-S_BIB10","author":"APTIX","year":"1993","journal-title":"Aptix the Programmable Interconnect Company Data Book"}],"container-title":["Computers &amp; Graphics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:009784939400156S?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:009784939400156S?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,14]],"date-time":"2019-04-14T01:50:51Z","timestamp":1555206651000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/009784939400156S"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,3]]},"references-count":10,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1995,3]]}},"alternative-id":["009784939400156S"],"URL":"https:\/\/doi.org\/10.1016\/0097-8493(94)00156-s","relation":{},"ISSN":["0097-8493"],"issn-type":[{"value":"0097-8493","type":"print"}],"subject":[],"published":{"date-parts":[[1995,3]]}}}