{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T03:54:16Z","timestamp":1649044456006},"reference-count":17,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1986,1,1]],"date-time":"1986-01-01T00:00:00Z","timestamp":504921600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1986,1]]},"DOI":"10.1016\/0141-9331(86)90002-5","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:34:01Z","timestamp":1047692041000},"page":"3-10","source":"Crossref","is-referenced-by-count":1,"title":["Design and evaluation of a dual-microcomputer shared memory system with a shared I\/O bus"],"prefix":"10.1016","volume":"10","author":[{"given":"V","family":"Lakshmi Narasimhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JK","family":"Ramachandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"DK","family":"Anvekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(86)90002-5_BIB1","series-title":"Multiprocessors and parallel processing","author":"Enslow","year":"1974"},{"key":"10.1016\/0141-9331(86)90002-5_BIB2","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1145\/356683.356688","article-title":"Multiprocessor organisation","volume":"Vol 9","author":"Enslow","year":"1977","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/0141-9331(86)90002-5_BIB3","series-title":"Communication networks for computers","author":"Davis","year":"1973"},{"key":"10.1016\/0141-9331(86)90002-5_BIB4","doi-asserted-by":"crossref","first-page":"455","DOI":"10.1109\/TC.1982.1676022","article-title":"MP\/C: a multiprocessor\/computer architecture","volume":"Vol C-31","author":"Arden","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"No 6","key":"10.1016\/0141-9331(86)90002-5_BIB5","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1016\/0141-9331(82)90141-7","article-title":"Communication between two microprocessors through a common memory","volume":"Vol 6","author":"Hoffner","year":"1982","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(86)90002-5_BIB6","first-page":"469","article-title":"An analytic model for parallel computation","volume":"Vol 46","author":"Firestone","year":"1977"},{"key":"10.1016\/0141-9331(86)90002-5_BIB7","unstructured":"Weitzman C, Distributed micro\/mini computer systems, Prentice-Hall, Englewood Cliffs, NJ, USA"},{"key":"10.1016\/0141-9331(86)90002-5_BIB8","series-title":"Component data catalog","year":"1981"},{"key":"10.1016\/0141-9331(86)90002-5_BIB9","series-title":"Proc. Euromicro Symp. Microprocessors and their Applications","article-title":"Arbitors, priority, access conflicts and the glitch problem","author":"Muhlemank","year":"1979"},{"key":"10.1016\/0141-9331(86)90002-5_BIB10","first-page":"637","article-title":"Cm\u2217 \u2014 a modular multimicroprocessor","volume":"Vol 46","author":"Swan","year":"1977"},{"key":"10.1016\/0141-9331(86)90002-5_BIB11","series-title":"Co-operating sequential processes","author":"Dijakstra","year":"1965"},{"key":"10.1016\/0141-9331(86)90002-5_BIB12","first-page":"147","article-title":"An 8 \u00d7 8 multiplier and 8-bit microprocessor perform 16 \u00d7 16 bit multiplication","author":"Mov","year":"1979","journal-title":"EDN"},{"key":"10.1016\/0141-9331(86)90002-5_BIB13","article-title":"The art of computer programming","volume":"Vol 3","author":"Knuth","year":"1968"},{"key":"10.1016\/0141-9331(86)90002-5_BIB14","doi-asserted-by":"crossref","unstructured":"Bitton, D, Dewitt, D J, Hsiao, D K and Jaishankar, M \u2018A taxonomy of parallel sorting\u2019 Comput. Surv. Vol 16 No 3 pp 287\u2013318","DOI":"10.1145\/2514.2516"},{"issue":"No 11","key":"10.1016\/0141-9331(86)90002-5_BIB15","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1982.1675925","article-title":"Effects of cache coherency in multiprocessors","volume":"Vol C-31","author":"Dubois","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90002-5_BIB16","article-title":"Performance of a cache based multiprocessor","volume":"Vol C-36","author":"Dubois","year":"1977"},{"issue":"No 3","key":"10.1016\/0141-9331(86)90002-5_BIB17","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/TC.1982.1675980","article-title":"Markov models for a multiple bus multiprocessor system","volume":"Vol C-31","author":"Marsan","year":"1982","journal-title":"IEEE Trans. Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900025?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900025?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T04:59:28Z","timestamp":1553489968000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933186900025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,1]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1986,1]]}},"alternative-id":["0141933186900025"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(86)90002-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1986,1]]}}}