{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:13:52Z","timestamp":1648685632154},"reference-count":24,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1986,3,1]],"date-time":"1986-03-01T00:00:00Z","timestamp":510019200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1986,3]]},"DOI":"10.1016\/0141-9331(86)90029-3","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:34:01Z","timestamp":1047710041000},"page":"69-76","source":"Crossref","is-referenced-by-count":6,"title":["Using Futurebus in a fifth-generation computer"],"prefix":"10.1016","volume":"10","author":[{"given":"Simon","family":"Peyton Jones","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(86)90029-3_BIB1","unstructured":"Peyton Jones, S LThe implementation of functional languages Prentice Hall, Englewood Cliffs, NJ, USA (to be published)"},{"key":"10.1016\/0141-9331(86)90029-3_BIB2","series-title":"Proc. ACM Conf. Functional Programming Languages and Computer Architecture","first-page":"65","article-title":"ALICE \u2014 a multiprocessor reduction machine for the parallel evaluation of applicative languages","author":"Darlington","year":"1981"},{"key":"10.1016\/0141-9331(86)90029-3_BIB3","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A survey of interconnection networks","author":"Feng","year":"1981","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(86)90029-3_BIB4","series-title":"Distributed processor communication architecture","author":"Thurber","year":"1979"},{"issue":"No 2","key":"10.1016\/0141-9331(86)90029-3_BIB5","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/356909.356912","article-title":"Classification categories and historical development of circuit switching topologies","volume":"Vol 15","author":"Broomell","year":"1983","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/0141-9331(86)90029-3_BIB6","first-page":"765","article-title":"C.mmmp \u2014 multi-miniprocessor","volume":"Vol 41","author":"Wulf","year":"1972"},{"key":"10.1016\/0141-9331(86)90029-3_BIB7","series-title":"High speed computations","article-title":"The S-1 Mark IIa supercomputer","author":"Farmwald","year":"1984"},{"key":"10.1016\/0141-9331(86)90029-3_BIB8","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","article-title":"Interconnection networks for SIMD machines","author":"Siegel","year":"1979","journal-title":"IEEE Comput."},{"issue":"No 2","key":"10.1016\/0141-9331(86)90029-3_BIB9","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TC.1983.1676201","article-title":"The NYU Ultracomputer \u2014 designing a MIMD shared memory parallel computer","volume":"Vol 32","author":"Gottlieb","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90029-3_BIB10","series-title":"\u2018Cedar\u2019 Proc. Compcon","first-page":"306","author":"Gajski","year":"1984"},{"key":"10.1016\/0141-9331(86)90029-3_BIB11","series-title":"Proc. Compcon","first-page":"294","article-title":"TRAC \u2014 an environment for parallel computing","author":"Brown","year":"1984"},{"key":"10.1016\/0141-9331(86)90029-3_BIB12","series-title":"Butterfly parallel processor overview","year":"1985"},{"key":"10.1016\/0141-9331(86)90029-3_BIB13","series-title":"An asynchronous structure-independent switching system with system-level fault tolerance","author":"Cripps","year":"1983"},{"key":"10.1016\/0141-9331(86)90029-3_BIB14","series-title":"Proc. Symp. Functional Languages and Computer Architecture","article-title":"The zero assignment parallel processor (ZAPP) project","author":"Burton","year":"1981"},{"key":"10.1016\/0141-9331(86)90029-3_BIB15","series-title":"Proc. ACM Symp. Functional Languages and Computer Architecture","article-title":"Executing functional programs on a virtual tree of processors","author":"Burton","year":"1981"},{"issue":"No 1","key":"10.1016\/0141-9331(86)90029-3_BIB16","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/2465.2467","article-title":"The cosmic cube","volume":"Vol 28","author":"Seitz","year":"1985","journal-title":"CACM"},{"key":"10.1016\/0141-9331(86)90029-3_BIB17","first-page":"937","article-title":"On modelling program behaviour","volume":"40","author":"Denning","year":"1972"},{"issue":"No 3","key":"10.1016\/0141-9331(86)90029-3_BIB18","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"Vol 14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surv."},{"issue":"No 7","key":"10.1016\/0141-9331(86)90029-3_BIB19","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/MC.1984.1659188","article-title":"Simulated performance of a reduction based multiprocessor","volume":"Vol 17","author":"Keller","year":"1984","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(86)90029-3_BIB20","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1985.6312191","article-title":"Distributed execution of functional programs using serial combinators","author":"Hudak","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90029-3_BIB21","series-title":"Functional programming on multiprocessor architectures \u2014 a survey of research in progress","author":"Hudak","year":"1985"},{"key":"10.1016\/0141-9331(86)90029-3_BIB22","series-title":"TR UUCS-85-105","article-title":"Rediflow architecture prospectus","author":"Keller","year":"1985"},{"key":"10.1016\/0141-9331(86)90029-3_BIB23","series-title":"Proc. ACM Lisp Conf.","article-title":"SKIM \u2014 the S K I reduction machine","author":"Clarke","year":"1980"},{"issue":"No 4","key":"10.1016\/0141-9331(86)90029-3_BIB24","volume":"Vol 4","year":"1984","journal-title":"IEEE Micro"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900293?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900293?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:59:46Z","timestamp":1553504386000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933186900293"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,3]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1986,3]]}},"alternative-id":["0141933186900293"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(86)90029-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1986,3]]}}}