{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T16:27:30Z","timestamp":1648916850445},"reference-count":39,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1986,4,1]],"date-time":"1986-04-01T00:00:00Z","timestamp":512697600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1986,4]]},"DOI":"10.1016\/0141-9331(86)90094-3","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:34:01Z","timestamp":1047692041000},"page":"139-147","source":"Crossref","is-referenced-by-count":5,"title":["Design for testability and built-in self-test for VLSI circuits"],"prefix":"10.1016","volume":"10","author":[{"given":"Hideo","family":"Fujiwara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(86)90094-3_BIB1","series-title":"Logic testing and design for testability","author":"Fujiwara","year":"1985"},{"issue":"No 1","key":"10.1016\/0141-9331(86)90094-3_BIB2","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/T-C.1973.223600","article-title":"Enhancing testability of large scale integrated circuits via test points and additional logic","volume":"Vol C-22","author":"MJY","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90094-3_BIB3","first-page":"114","article-title":"Test generation systems in Japan","volume":"Vol 6","author":"Funatsu","year":"1975"},{"key":"10.1016\/0141-9331(86)90094-3_BIB4","series-title":"Proc. 14th Design Automation Conf.","first-page":"462","article-title":"A logic design structure for LSI testability","author":"Eichelberger","year":"1977"},{"key":"10.1016\/0141-9331(86)90094-3_BIB5","series-title":"Proc. 1977 Semiconductor Test Symp.","first-page":"6","article-title":"Future testing of large LSI circuit cards","author":"Stewart","year":"1977"},{"key":"10.1016\/0141-9331(86)90094-3_BIB6","first-page":"50","article-title":"Testing VLSI with random access scan","author":"Ando","year":"1980"},{"key":"10.1016\/0141-9331(86)90094-3_BIB7","series-title":"Proc. 10th Int. Conf. Fault-Tolerant Comput.","first-page":"137","article-title":"Universal test sets for programmable logic arrays","author":"Fujiwara","year":"1980"},{"issue":"No 11","key":"10.1016\/0141-9331(86)90094-3_BIB8","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1109\/TC.1981.1675712","article-title":"A design of programmable logic arrays with universal tests","volume":"Vol C-30","author":"Fujiwara","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90094-3_BIB9","series-title":"Proc. 10th Int. Conf. Fault-Tolerant Comput.","first-page":"131","article-title":"FITPLA: A programmable logic array for function independent testing","author":"Hong","year":"1980"},{"issue":"No 11","key":"10.1016\/0141-9331(86)90094-3_BIB10","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1109\/TC.1983.1676154","article-title":"An easily testable design of programmable logic arrays for multiple faults","volume":"Vol C-32","author":"Saluja","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"No 6","key":"10.1016\/0141-9331(86)90094-3_BIB11","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TC.1983.1676277","article-title":"A design for testability of undetectable crosspoint faults in programmable logic arrays","volume":"Vol C-32","author":"Ramanatha","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"No 8","key":"10.1016\/0141-9331(86)90094-3_BIB12","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/TC.1984.5009362","article-title":"A testable PLA design with low overhead and high fault coverage","volume":"Vol C-33","author":"Khakbaz","year":"1984","journal-title":"IEEE Trans. Comput."},{"issue":"No 8","key":"10.1016\/0141-9331(86)90094-3_BIB13","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1109\/TC.1984.5009363","article-title":"A new PLA design for universal testability","volume":"Vol C-33","author":"Fujiwara","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90094-3_BIB14","series-title":"Error-correcting codes","author":"Peterson","year":"1972"},{"key":"10.1016\/0141-9331(86)90094-3_BIB15","first-page":"2","article-title":"Signature analysis: a new digital field service method","author":"Frohwerk","year":"1977","journal-title":"Hewlett-Packard J."},{"issue":"No 6","key":"10.1016\/0141-9331(86)90094-3_BIB16","doi-asserted-by":"crossref","first-page":"510","DOI":"10.1109\/TC.1980.1675610","article-title":"Measures of the effectiveness of fault signature analysis","volume":"Vol C-29","author":"Smith","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90094-3_BIB17","series-title":"Proc. 1981 IEEE Test Conf.","first-page":"208","article-title":"Self-testing by polynomial division","author":"Bhavsar","year":"1981"},{"key":"10.1016\/0141-9331(86)90094-3_BIB18","series-title":"Proc. 1982 IEEE Test Conf.","first-page":"656","article-title":"Analysis and simulation of parallel signature analysis","author":"Sridhar","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB19","series-title":"Proc. 14th ACM Symp. Theory of Computing","first-page":"66","article-title":"The theory of signature testing for VLSI","author":"Carter","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB20","series-title":"Proc. 1979 IEEE Test Conf.","first-page":"37","article-title":"Built-in logic block observation techniques","author":"Koenemann","year":"1979"},{"key":"10.1016\/0141-9331(86)90094-3_BIB21","series-title":"Proc. 1981 IEEE Test Conf.","first-page":"79","article-title":"A self-test method for digital circuits","author":"MTM","year":"1981"},{"key":"10.1016\/0141-9331(86)90094-3_BIB22","series-title":"Proc. 1982 IEEE Test Conf.","first-page":"200","article-title":"Self-testing of multichip logic modules","author":"Bardell","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB23","series-title":"Proc. 1982 IEEE Test Conf.","first-page":"414","article-title":"LSI self-test using level sensitive scan design and signature analysis","author":"Komonytsky","year":"1982"},{"issue":"No 3","key":"10.1016\/0141-9331(86)90094-3_BIB24","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.273.0265","article-title":"Random-pattern coverage enhancement and diagnosis for LSSD logic self-test","volume":"Vol 27","author":"Eichelberger","year":"1983","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0141-9331(86)90094-3_BIB25","series-title":"Proc. 1979 IEEE Test Conf.","first-page":"112","article-title":"Design for self-verification: an approach for dealing with testability problems in VLSI-based designs","author":"Sedmak","year":"1979"},{"key":"10.1016\/0141-9331(86)90094-3_BIB26","series-title":"Proc. 1982 IEEE Test Conf.","first-page":"214","article-title":"A fault detection and isolation technique for microprocessors","author":"Fasang","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB27","series-title":"Proc. 1982 IEEE Test Conf.","first-page":"484","article-title":"An architecture for testable VLSI processors","author":"Thatte","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB28","series-title":"Proc. 1983 Int. Test Conf.","first-page":"295","article-title":"The MC6804P2 built-in self-test","author":"Kuban","year":"1983"},{"key":"10.1016\/0141-9331(86)90094-3_BIB29","series-title":"Proc. 1984 Int. Test Conf.","first-page":"821","article-title":"Testability features of the MC68020","author":"Kuban","year":"1984"},{"key":"10.1016\/0141-9331(86)90094-3_BIB30","series-title":"Proc. Int. Conf. CAD","first-page":"99","article-title":"A self-testing method for modular structured logic VLSIs","author":"Yamaguchi","year":"1984"},{"issue":"No 11","key":"10.1016\/0141-9331(86)90094-3_BIB31","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1109\/TC.1981.1675713","article-title":"A hardware approach to self-testing of large programmable logic arrays","volume":"Vol C-30","author":"Daehn","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(86)90094-3_BIB32","series-title":"Proc. 1982 IEEE Int. Solid-state Circuits Conf.","first-page":"60","article-title":"A self-testing PLA","author":"Grassl","year":"1982"},{"key":"10.1016\/0141-9331(86)90094-3_BIB33","series-title":"Proc. 13th Int. Symp. Fault-Tolerant Comput.","first-page":"422","article-title":"Testing PLAs using multiple parallel signature analysers","author":"Hassan","year":"1983"},{"key":"10.1016\/0141-9331(86)90094-3_BIB34","series-title":"Proc. 11th Int. Symp. Fault-Tolerant Comput.","first-page":"41","article-title":"Autonomously testable programmable logic arrays","author":"Yajima","year":"1981"},{"key":"10.1016\/0141-9331(86)90094-3_BIB35","series-title":"Proc. 14th Int. Symp. Fault-Tolerant Comput.","first-page":"430","article-title":"Built-in tests for VLSI finite-state machines","author":"Hua","year":"1984"},{"issue":"No 2","key":"10.1016\/0141-9331(86)90094-3_BIB36","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MDT.1985.294859","article-title":"Implementing a built-in self-test PLA design","volume":"Vol 2","author":"Treuer","year":"1985","journal-title":"IEEE Design and Test of Computers"},{"issue":"No 1","key":"10.1016\/0141-9331(86)90094-3_BIB37","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","article-title":"Design for testability - a survey","volume":"Vol C-31","author":"Williams","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"No 2","key":"10.1016\/0141-9331(86)90094-3_BIB38","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1985.294856","article-title":"Built-in self-test techniques","volume":"Vol 2","author":"McCluskey","year":"1985","journal-title":"IEEE Design and Test of Computers"},{"issue":"No 2","key":"10.1016\/0141-9331(86)90094-3_BIB39","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/MDT.1985.294857","article-title":"Built-in self-test structures","volume":"Vol 2","author":"McCluskey","year":"1985","journal-title":"IEEE Design and Test of Computers"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900943?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933186900943?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T05:00:17Z","timestamp":1553490017000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933186900943"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,4]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1986,4]]}},"alternative-id":["0141933186900943"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(86)90094-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1986,4]]}}}