{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T23:05:10Z","timestamp":1648595110828},"reference-count":83,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1988,12,1]],"date-time":"1988-12-01T00:00:00Z","timestamp":596937600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1988,12]]},"DOI":"10.1016\/0141-9331(88)90006-3","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"573-584","source":"Crossref","is-referenced-by-count":0,"title":["Testing methodology: implications for the circuit designer"],"prefix":"10.1016","volume":"12","author":[{"given":"BR","family":"Wilkins","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(88)90006-3_BIB1","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/320954.320957","article-title":"Test routines based on symbolic logic statements","volume":"Vol 6","author":"Eldred","year":"1959","journal-title":"J. ACM"},{"key":"10.1016\/0141-9331(88)90006-3_BIB2","series-title":"Proc. Int. Test Conf.","first-page":"35","article-title":"Do stuck fault models reflect manufacturing defects?","author":"Beh","year":"1982"},{"key":"10.1016\/0141-9331(88)90006-3_BIB3","series-title":"Integrating design and test","author":"Parker","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB4","series-title":"Proc. Int. Test Conf.","first-page":"400","article-title":"Measuring thermal rises due to digital device overdriving","author":"Bushanam","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB5","first-page":"149","article-title":"Elements of semiconductor-device reliability","volume":"Vol 62","author":"Peattie","year":"1974"},{"key":"10.1016\/0141-9331(88)90006-3_BIB6","doi-asserted-by":"crossref","first-page":"508","DOI":"10.1063\/1.327354","article-title":"A model of electromigration failure under pulsed conditions","volume":"Vol 51","author":"Schoen","year":"1980","journal-title":"J. Appl. Phys."},{"key":"10.1016\/0141-9331(88)90006-3_BIB7","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/T-C.1975.224249","article-title":"Fault masking in combinational logic circuits","volume":"Vol C-24","author":"Dias","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90006-3_BIB8","series-title":"Introduction to digital board testing","author":"Bennetts","year":"1982"},{"key":"10.1016\/0141-9331(88)90006-3_BIB9","series-title":"Proc. Int. Test Conf.","first-page":"52","article-title":"An analysis of the multiple fault detection capabilities of single stuck-at fault test sets","author":"Hughes","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB10","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1109\/TC.1981.1675716","article-title":"Multiple fault testing of large circuits by single fault test sets","volume":"Vol C-30","author":"Agarwal","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90006-3_BIB11","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/T-C.1974.224020","article-title":"Bridging and stuck-at fault","volume":"Vol C-23","author":"Mei","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90006-3_BIB12","series-title":"Proc. Int. Test Conf.","first-page":"546","article-title":"Logical models of physical failures","author":"Timoc","year":"1983"},{"key":"10.1016\/0141-9331(88)90006-3_BIB13","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault modelling and logic simulation of CMOS and NMOS integrated circuits","volume":"Vol 57","author":"Wadsack","year":"1978","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0141-9331(88)90006-3_BIB14","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1109\/TC.1980.1675614","article-title":"Physical versus logical fault models in MOS LSI circuits: Impact on their testability","volume":"Vol C-29","author":"Galiay","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90006-3_BIB15","series-title":"Proc. Int. Test Conf.","first-page":"554","article-title":"Generating tests for physical failures in MOS logic circuits","author":"Banerjee","year":"1983"},{"issue":"No 3","key":"10.1016\/0141-9331(88)90006-3_BIB16","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/MDT.1984.5005655","article-title":"Characterisation and testing of physical failures in MOS logic circuits","volume":"Vol 1","author":"Banerjee","year":"1984","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB17","series-title":"VLSI testing","article-title":"Fault modelling","volume":"Vol 5","author":"Abraham","year":"1986"},{"key":"10.1016\/0141-9331(88)90006-3_BIB18","series-title":"Testing digital circuits","author":"Wilkins","year":"1986"},{"key":"10.1016\/0141-9331(88)90006-3_BIB19","first-page":"1","article-title":"Physical faults in MOS circuits and their coverage by different fault models","volume":"Vol 135","author":"Burgess","year":"1988"},{"key":"10.1016\/0141-9331(88)90006-3_BIB20","first-page":"82","article-title":"Faults and fault-effects in NMOS circuits - Impact on design and testability","volume":"Vol 132","author":"Burgess","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB21","series-title":"Proc. Int. Test Conf.","first-page":"642","article-title":"CMOS VLSI challenges to test","author":"Mandl","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB22","series-title":"Proc. Int. Test Conf.","first-page":"304","article-title":"An algorithm to generate tests for MOS circuits at the switch level","author":"Chen","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB23","series-title":"Proc. Int. Test Conf.","first-page":"313","article-title":"Defect analysis and fault modelling in MOS technology","author":"Chandramouli","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB24","series-title":"Proc. Int. Test Conf.","first-page":"322","article-title":"Testing CMOS VLSI: Tools, concepts and experimental results","author":"Turner","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB25","series-title":"Proc. Int. Test Conf.","first-page":"166","article-title":"Empirical results on undetected CMOS stuck-open failures","author":"Woodhall","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB26","series-title":"Proc. Int. Test Conf.","first-page":"59","article-title":"Test generation for FET switching circuits","author":"Roth","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB27","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1987.5009546","article-title":"MOS test pattern generation using path algebras","volume":"Vol C-36","author":"Damper","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90006-3_BIB28","series-title":"Proc. Int. Test Conf.","first-page":"435","article-title":"On testable design for CMOS logic circuits","author":"Reddy","year":"1983"},{"key":"10.1016\/0141-9331(88)90006-3_BIB29","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/JSSC.1986.1052520","article-title":"CMOS circuit testability","volume":"Vol 21","author":"Moritz","year":"1986","journal-title":"IEEE J. Solid State Circuits"},{"issue":"No 4","key":"10.1016\/0141-9331(88)90006-3_BIB30","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MDT.1987.295148","article-title":"Designing CMOS circuits for switch-level testability","volume":"Vol 4","author":"Liu","year":"1987","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB31","series-title":"Proc. Int. Test Conf.","first-page":"25","article-title":"A new fault model and testing technique for CMOS devices","author":"Malaiya","year":"1982"},{"issue":"No 5","key":"10.1016\/0141-9331(88)90006-3_BIB32","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.1986.295040","article-title":"Detecting FET stuck-open faults in CMOS latches and flip-flops","volume":"Vol 3","author":"Reddy","year":"1986","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB33","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/T-C.1971.223129","article-title":"Fault equivalence in combinational logic networks","volume":"Vol C-20","author":"McCluskey","year":"1971","journal-title":"IEEE Trans. Comput."},{"issue":"No 1","key":"10.1016\/0141-9331(88)90006-3_BIB34","first-page":"83","article-title":"Experiences in VLSI testing (reporting on an ITC invited address by E. Eichelberger)","volume":"Vol 3","author":"Radke","year":"1986","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB35","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","article-title":"Diagnosis of automata failures \u2014 A calculus and a method","volume":"Vol 10","author":"Roth","year":"1966","journal-title":"IBM J. R&D"},{"issue":"No 8","key":"10.1016\/0141-9331(88)90006-3_BIB36","first-page":"63","article-title":"Automated diagnostic test programs for digital networks","volume":"Vol 10","author":"Thomas","year":"1971","journal-title":"Computer Design"},{"key":"10.1016\/0141-9331(88)90006-3_BIB37","doi-asserted-by":"crossref","first-page":"630","DOI":"10.1109\/TC.1976.1674663","article-title":"A nine-valued circuit model for test generation procedure for LSI functional testing","volume":"Vol C-25","author":"Muth","year":"1976","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/0141-9331(88)90006-3_BIB38","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An implicit enumeration algorithm to generate tests for combinational logic circuits","volume":"Vol C-30","author":"Goel","year":"1981","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/0141-9331(88)90006-3_BIB39","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/TC.1983.1676174","article-title":"On the acceleration of test generation algorithms","volume":"Vol C-32","author":"Fujiwara","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"No 4","key":"10.1016\/0141-9331(88)90006-3_BIB40","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MDT.1984.5005686","article-title":"Design for testability for complete test coverage","volume":"Vol 1","author":"Motohara","year":"1984","journal-title":"IEEE Des. Test"},{"issue":"No 5","key":"10.1016\/0141-9331(88)90006-3_BIB41","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MDT.1985.294817","article-title":"An automatic test-generation system for large digital circuits","volume":"Vol 2","author":"Funatsu","year":"1985","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB42","series-title":"Proc. IEEE Des. Auto. Conf.","first-page":"77","article-title":"Test generation costs analysis and projections","author":"Goel","year":"1980"},{"issue":"No 1","key":"10.1016\/0141-9331(88)90006-3_BIB43","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/MDT.1984.5005582","article-title":"Critical path tracing: An alternative to fault simulation","volume":"Vol 1","author":"Abramovici","year":"1984","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB44","series-title":"Proc. Int. Test Conf.","first-page":"333","article-title":"The GENESYS algorithm for ATPG without fault simulation","author":"Johansson","year":"1983"},{"issue":"No 4","key":"10.1016\/0141-9331(88)90006-3_BIB45","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MDT.1986.294975","article-title":"SMART and FAST: Test generation for VLSI scan-design circuits","volume":"Vol 3","author":"Abramovici","year":"1986","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB46","series-title":"Proc. Int. Test Conf.","first-page":"45","article-title":"Test generation in LAMP2: System overview","author":"Abramovici","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB47","series-title":"Proc. Int. Test Conf.","first-page":"49","article-title":"Test generation in LAMP 2: Concepts and algorithms","author":"Abramovici","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB48","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.273.0265","article-title":"Random pattern coverage enhancement and diagnosis for LSSD logic self-test","volume":"Vol 27","author":"Eichelberger","year":"1983","journal-title":"IBM J. R&D"},{"key":"10.1016\/0141-9331(88)90006-3_BIB49","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/TC.1984.5009315","article-title":"Random pattern testability","volume":"Vol C-33","author":"Savir","year":"1984","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/0141-9331(88)90006-3_BIB50","first-page":"2787","article-title":"RAPS (Random Path Sensitization) test pattern generator","volume":"Vol 21","author":"Goel","year":"1978","journal-title":"IBM Tech. Discl. Bull."},{"key":"10.1016\/0141-9331(88)90006-3_BIB51","series-title":"Proc. IEEE Des. Auto. Conf.","first-page":"260","article-title":"PODEM-X: An automatic test generation system for VLSI logic structures","author":"Goel","year":"1981"},{"key":"10.1016\/0141-9331(88)90006-3_BIB52","series-title":"VLSI testing","article-title":"Test generation and fault simulation","volume":"Vol 5","author":"Bottorff","year":"1986"},{"key":"10.1016\/0141-9331(88)90006-3_BIB53","series-title":"Proc. Int. Test Conf.","first-page":"62","article-title":"A method for test generation directly from testability analysis","author":"Hung","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB54","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TC.1982.1676054","article-title":"A test generation algorithm for computer hardware description languages","volume":"Vol C-31","author":"Levendel","year":"1982","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/0141-9331(88)90006-3_BIB55","series-title":"Proc. Int. Test Conf.","first-page":"43","article-title":"Fault modelling for functional primitives","author":"Miczo","year":"1982"},{"key":"10.1016\/0141-9331(88)90006-3_BIB56","series-title":"An artificial intelligence approach to test generation","author":"Singh","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB57","series-title":"Proc. Int. Test Conf.","first-page":"311","article-title":"HITEST - Intelligent test generation","author":"Robinson","year":"1983"},{"issue":"No 2","key":"10.1016\/0141-9331(88)90006-3_BIB58","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/MDT.1984.5005617","article-title":"HITEST: A knowledge-based test generation system","volume":"Vol 1","author":"Bending","year":"1984","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB59","series-title":"Proc. Int. Test Conf.","first-page":"143","article-title":"The sequential ATPG: A theoretical limit","author":"Miczo","year":"1983"},{"key":"10.1016\/0141-9331(88)90006-3_BIB60","series-title":"Logic design principles","author":"McCluskey","year":"1986"},{"issue":"No 10","key":"10.1016\/0141-9331(88)90006-3_BIB61","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1016\/0141-9331(86)90049-9","article-title":"Design for testability - A review of advanced methods","volume":"Vol 10","author":"Russell","year":"1986","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(88)90006-3_BIB62","first-page":"887","article-title":"A computer organisation and programming system for automated maintenance","volume":"Vol EC-12","author":"Maling","year":"1963","journal-title":"Trans. IEEE"},{"key":"10.1016\/0141-9331(88)90006-3_BIB63","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1147\/rd.82.0115","article-title":"Design of serviceability features for the IBM System\/360","volume":"Vol 8","author":"Carter","year":"1964","journal-title":"IBM J. R&D"},{"key":"10.1016\/0141-9331(88)90006-3_BIB64","series-title":"Introduction to VLSI testing","author":"Feugate","year":"1988"},{"key":"10.1016\/0141-9331(88)90006-3_BIB65","series-title":"Surface mount technology","author":"Mangin","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB66","series-title":"In-circuit testing","author":"Bateson","year":"1985"},{"key":"10.1016\/0141-9331(88)90006-3_BIB67","series-title":"Digital test engineering","author":"Cortner","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB68","series-title":"Proc. Int. Test Conf.","first-page":"572","article-title":"In-circuit testability factors: Shoot with a rifle","author":"Raymond","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB69","series-title":"Proc. Int. Test Conf.","first-page":"606","article-title":"Designing SMT boards for in-circuit testability","author":"Bullock","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB70","series-title":"Proc. Int. Test Conf.","first-page":"614","article-title":"Testing of surface mount technology boards","author":"Kakami","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB71","series-title":"Proc. Int. Test Conf.","first-page":"72","article-title":"Fixturing for surface mounting devices","author":"Barnes","year":"1983"},{"key":"10.1016\/0141-9331(88)90006-3_BIB72","series-title":"Proc. Int. Test Conf.","first-page":"269","article-title":"The effect of backdriving digital circuits during in-circuit testing","author":"Sobotka","year":"1982"},{"key":"10.1016\/0141-9331(88)90006-3_BIB73","series-title":"Proc. Int. Test Conf.","first-page":"789","article-title":"Safe operating limits for backdriving in ATE","author":"Hill","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB74","series-title":"Proc. IEEE Des. Auto. Conf.","first-page":"462","article-title":"A logic design structure for LSI testability","author":"Eichelberger","year":"1977"},{"key":"10.1016\/0141-9331(88)90006-3_BIB75","series-title":"Proc. Int. Test Conf.","first-page":"878","article-title":"A totally universal reset initialisation and nodal observation circuit","author":"Turino","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB76","series-title":"Design of testable logic circuits","author":"Bennetts","year":"1984"},{"key":"10.1016\/0141-9331(88)90006-3_BIB77","series-title":"Proc. 20th ECSG Symp.","first-page":"262","article-title":"Hierarchical interconnection technology - An emerging standard for testable circuit structures","author":"Wilkins","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB78","series-title":"Proc. Int. Test Conf.","first-page":"83","article-title":"Electronic chip-in-place test","author":"Goel","year":"1982"},{"issue":"No 4","key":"10.1016\/0141-9331(88)90006-3_BIB79","first-page":"65","article-title":"Paving the way for testability standards","volume":"Vol 3","author":"Maunder","year":"1986","journal-title":"IEEE Des. Test"},{"key":"10.1016\/0141-9331(88)90006-3_BIB80","series-title":"Proc. Int. Test. Conf.","first-page":"714","article-title":"Boundary scan: A framework for structured design for test","author":"Maunder","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB81","series-title":"Proc. Int. Test Conf.","first-page":"724","article-title":"Testing a board with boundary scan","author":"Van der Lagemaat","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB82","series-title":"Proc. Int. Test Conf.","first-page":"52","article-title":"Interconnect testing with boundary scan","author":"Wagner","year":"1987"},{"key":"10.1016\/0141-9331(88)90006-3_BIB83","series-title":"Proc. Int. Test Conf.","first-page":"380","article-title":"Systematic and structured methods for digital board testing","author":"Beenker","year":"1985"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188900063?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188900063?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T03:54:18Z","timestamp":1553486058000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933188900063"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,12]]},"references-count":83,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1988,12]]}},"alternative-id":["0141933188900063"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(88)90006-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1988,12]]}}}