{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T22:02:05Z","timestamp":1648677725583},"reference-count":17,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1988,3,1]],"date-time":"1988-03-01T00:00:00Z","timestamp":573177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1988,3]]},"DOI":"10.1016\/0141-9331(88)90048-8","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"97-100","source":"Crossref","is-referenced-by-count":2,"title":["Introduction to the STEbus"],"prefix":"10.1016","volume":"12","author":[{"given":"Charles","family":"Palmer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roger","family":"Kemp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 10","key":"10.1016\/0141-9331(88)90048-8_BIB1","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1049\/ep.1987.0383","article-title":"STE goes up the wall","volume":"Vol 33","author":"Dettmer","year":"1987","journal-title":"IEE Electron. Power"},{"key":"10.1016\/0141-9331(88)90048-8_BIB2","first-page":"8","article-title":"CPU and control boards \u2014 the battle of the buses","author":"Evans-Pughe","year":"1987","journal-title":"Electronic Prod. Rev."},{"key":"10.1016\/0141-9331(88)90048-8_BIB3","first-page":"8","article-title":"An overview of the STE bus","author":"Kemp","year":"1987","journal-title":"Microsyst. Des."},{"key":"10.1016\/0141-9331(88)90048-8_BIB4","article-title":"The need for a standard 8-bit Eurocard bus","author":"Winter","year":"1985","journal-title":"New Electron"},{"key":"10.1016\/0141-9331(88)90048-8_BIB5","first-page":"72","article-title":"STE standard Eurocard bus","author":"Winter","year":"1986","journal-title":"Electron. Wireless World"},{"key":"10.1016\/0141-9331(88)90048-8_BIB6","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/MSPEC.1986.6371115","article-title":"A framework for computer design","author":"Dawson","year":"1986","journal-title":"IEEE Spectrum"},{"issue":"No 2","key":"10.1016\/0141-9331(88)90048-8_BIB7","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1016\/0141-9331(86)90038-4","article-title":"An independent user's view of backplane bus standards","volume":"Vol 10","author":"Rowe","year":"1986","journal-title":"Microprocessors Microsyst."},{"issue":"No 10","key":"10.1016\/0141-9331(88)90048-8_BIB8","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1049\/ep.1987.0380","article-title":"Microcomputer buses","volume":"Vol 33","author":"Edwards","year":"1987","journal-title":"IEE Electron. Power"},{"key":"10.1016\/0141-9331(88)90048-8_BIB9","first-page":"143","article-title":"STE bus as an I\/O bus in VME systems","author":"Elsmore","year":"1986","journal-title":"Electron. Wireless World"},{"key":"10.1016\/0141-9331(88)90048-8_BIB10","first-page":"631","article-title":"Low-cost factory network","author":"Hinton","year":"1987","journal-title":"Electron. Wireless World"},{"key":"10.1016\/0141-9331(88)90048-8_BIB11","first-page":"671","article-title":"New-wave architecture","author":"Hunt","year":"1987","journal-title":"Electron. Wireless World"},{"key":"10.1016\/0141-9331(88)90048-8_BIB12","first-page":"6","article-title":"Intelligent slaves spread I\/O workload","author":"Inett","year":"1987","journal-title":"Microsyst. Des."},{"issue":"No 3","key":"10.1016\/0141-9331(88)90048-8_BIB13","doi-asserted-by":"crossref","DOI":"10.1016\/0141-9331(88)90013-0","article-title":"Multiprocessing and the STEbus","volume":"Vol 12","author":"Inett","year":"1988","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(88)90048-8_BIB14","first-page":"961","article-title":"Synchronisation and arbitration circuits in digital systems","volume":"Vol 123","author":"Kinniment","year":"1976"},{"key":"10.1016\/0141-9331(88)90048-8_BIB15","series-title":"A multiple master arbiter for the STE bus","author":"Lomas","year":"1986"},{"issue":"No 2","key":"10.1016\/0141-9331(88)90048-8_BIB16","first-page":"41","article-title":"How to design a singlechip VME system controller","volume":"Vol 3","author":"Peterson","year":"1987","journal-title":"VME Syst."},{"key":"10.1016\/0141-9331(88)90048-8_BIB17","first-page":"10","article-title":"Real-time ROMable OS9 and the VME bus","author":"Smith","year":"1987","journal-title":"Microsyst. Des."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188900488?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188900488?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T07:52:36Z","timestamp":1553500356000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933188900488"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,3]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1988,3]]}},"alternative-id":["0141933188900488"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(88)90048-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1988,3]]}}}