{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T02:13:14Z","timestamp":1648951994750},"reference-count":15,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1988,5,1]],"date-time":"1988-05-01T00:00:00Z","timestamp":578448000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1988,5]]},"DOI":"10.1016\/0141-9331(88)90163-9","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"197-205","source":"Crossref","is-referenced-by-count":1,"title":["Impact of mapping parameters on the performance of small cache memories"],"prefix":"10.1016","volume":"12","author":[{"given":"P","family":"Chow","sequence":"first","affiliation":[]},{"given":"T","family":"Geigel","sequence":"additional","affiliation":[]},{"given":"V","family":"Milutinovi\u0107","sequence":"additional","affiliation":[]},{"given":"J","family":"Pridmore","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(88)90163-9_BIB1","first-page":"6\/1\/1","article-title":"The MIPS-X microprocessor","author":"Horowitz","year":"1985"},{"key":"10.1016\/0141-9331(88)90163-9_BIB2","first-page":"2","article-title":"The MIPS machine","author":"Hennessy","year":"1982"},{"key":"10.1016\/0141-9331(88)90163-9_BIB3","article-title":"Performance tradeoffs for microprocessor cache memories","author":"Alpert","year":"1983"},{"issue":"No 3","key":"10.1016\/0141-9331(88)90163-9_BIB4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"Vol 14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/0141-9331(88)90163-9_BIB5","series-title":"Proc. 12th Ann. Symp. Computer Architecture","first-page":"64","article-title":"Cache evaluation and the impact of workload choice","author":"Smith","year":"1985"},{"issue":"No 4","key":"10.1016\/0141-9331(88)90163-9_BIB6","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/T-C.1974.223948","article-title":"An investigation of alternative cache organizations","volume":"Vol C-23","author":"Bell","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90163-9_BIB7","series-title":"Proc. 1976 Computer Architecture Symp.","first-page":"155","article-title":"Cache memories for PDP-11 family computers","author":"Strecker","year":"1976"},{"key":"10.1016\/0141-9331(88)90163-9_BIB8","series-title":"Proc. 11th Ann. Symp. Computer Architecture","first-page":"158","article-title":"Experimental evaluation of on-chip microprocessor cache memories","author":"Hill","year":"1984"},{"issue":"No 3","key":"10.1016\/0141-9331(88)90163-9_BIB9","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/TC.1985.1676566","article-title":"Instruction cache replacement policies and organizations","volume":"Vol C-34","author":"Smith","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(88)90163-9_BIB10","article-title":"Memory hierarchy aspects of multiprocessor RISCs: cache and bus analysis","author":"Katz","year":"1985"},{"key":"10.1016\/0141-9331(88)90163-9_BIB11","first-page":"177","article-title":"Benchmarks contrast MC68020 cache memory operations","author":"Ripps","year":"1985","journal-title":"EDN"},{"key":"10.1016\/0141-9331(88)90163-9_BIB12","author":"Tabak","year":"1987"},{"key":"10.1016\/0141-9331(88)90163-9_BIB13","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MDT.1984.5005575","article-title":"N.mPc: a study in university-industry technology transfer","author":"Rose","year":"1984","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/0141-9331(88)90163-9_BIB14","article-title":"Architectural issues in designing a silicon CMOS microprocessor","author":"Chow","year":"1986"},{"key":"10.1016\/0141-9331(88)90163-9_BIB15","article-title":"Line block size choice for CPU cache memories","author":"Smith","year":"1985"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188901639?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933188901639?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T03:53:08Z","timestamp":1553485988000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933188901639"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,5]]},"references-count":15,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1988,5]]}},"alternative-id":["0141933188901639"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(88)90163-9","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1988,5]]}}}