{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T22:52:39Z","timestamp":1675205559916},"reference-count":9,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1989,6,1]],"date-time":"1989-06-01T00:00:00Z","timestamp":612662400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1989,6]]},"DOI":"10.1016\/0141-9331(89)90086-0","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"305-312","source":"Crossref","is-referenced-by-count":5,"title":["Field-programmable gate array with non-volatile configuration"],"prefix":"10.1016","volume":"13","author":[{"given":"Andrew","family":"Haines","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 6","key":"10.1016\/0141-9331(89)90086-0_BIB1","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1016\/0141-9331(88)90189-5","article-title":"Gate array architectures","volume":"Vol 12","author":"York","year":"1988","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(89)90086-0_BIB2","first-page":"93","article-title":"Compare ASIC capacities with gate array benchmarks","author":"Osann","year":"1988","journal-title":"Electronic Design"},{"key":"10.1016\/0141-9331(89)90086-0_BIB3","article-title":"An architecture for electrically configurable gate arrays","volume":"15.4.1","author":"El Gamal","year":"1988"},{"key":"10.1016\/0141-9331(89)90086-0_BIB4","series-title":"ACT 1 family gate arrays, product information","year":"1989"},{"key":"10.1016\/0141-9331(89)90086-0_BIB5","series-title":"Int. Solid State Circuits Conf. Digest of Technical Papers","first-page":"76","article-title":"A CMOS electrically configurable gate array","author":"El-Ayat","year":"1988"},{"key":"10.1016\/0141-9331(89)90086-0_BIB6","series-title":"J. Design Automation and Fault Tolerant Computing","author":"IBM","year":"1979"},{"key":"10.1016\/0141-9331(89)90086-0_BIB7","series-title":"Proc. Int. Electron Devices Meeting","first-page":"786","article-title":"Dielectric based antifuse for logic and memory ICs","author":"Hamdy","year":"1988"},{"key":"10.1016\/0141-9331(89)90086-0_BIB8","first-page":"88","article-title":"Digital system design","author":"Leonard","year":"1989","journal-title":"Electronic Design"},{"key":"10.1016\/0141-9331(89)90086-0_BIB9","article-title":"Desktop-configurable channelled gate arrays","author":"Mohsen","year":"1988","journal-title":"VLSI Systems Design"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933189900860?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933189900860?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T07:55:27Z","timestamp":1553500527000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933189900860"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,6]]},"references-count":9,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1989,6]]}},"alternative-id":["0141933189900860"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(89)90086-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1989,6]]}}}