{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:02:10Z","timestamp":1648591330136},"reference-count":13,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[1989,10,1]],"date-time":"1989-10-01T00:00:00Z","timestamp":623203200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1989,10]]},"DOI":"10.1016\/0141-9331(89)90103-8","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"503-513","source":"Crossref","is-referenced-by-count":1,"title":["32-bit microprocessors based on the TRON specification"],"prefix":"10.1016","volume":"13","author":[{"given":"Ken","family":"Sakamura","sequence":"first","affiliation":[]},{"given":"Tatsuya","family":"Enomoto","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"No 2","key":"10.1016\/0141-9331(89)90103-8_BIB1","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.1987.304839","article-title":"Architecture of the TRON VLSI CPU","volume":"Vol 7","author":"Sakamura","year":"1987","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(89)90103-8_BIB2","series-title":"Proc. 3rd TRON Symp.","first-page":"199","article-title":"TRON VLSI CPU: Concepts and Architecture","author":"Sakamura","year":"1987"},{"key":"10.1016\/0141-9331(89)90103-8_BIB3","series-title":"Proc. 3rd TRON Symp.","first-page":"249","article-title":"Design considerations of the GMICRO\/100","author":"Tomisawa","year":"1987"},{"key":"10.1016\/0141-9331(89)90103-8_BIB4","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/CMPCON.1988.4823","article-title":"A 32-bit microprocessor based on the TRON architecture: Design of the GMICRO\/100","author":"Shimizu","year":"1988","journal-title":"Dig. Compcon 88"},{"key":"10.1016\/0141-9331(89)90103-8_BIB5","series-title":"Proc. 3rd TRON Symp.","first-page":"259","article-title":"Outline of GMICRO\/200 and memory management mechanism","author":"Takagi","year":"1987"},{"issue":"No 2","key":"10.1016\/0141-9331(89)90103-8_BIB6","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/40.526","article-title":"Realization of GMICRO\/200","volume":"Vol 8","author":"Inayoshi","year":"1988","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(89)90103-8_BIB7","series-title":"Proc. 3rd TRON Symp.","first-page":"291","article-title":"TX series based on TRONCHIP architecture","author":"Namimoto","year":"1987"},{"key":"10.1016\/0141-9331(89)90103-8_BIB8","series-title":"Proc. 5th TRON Symp.","first-page":"285","article-title":"Implementation and evaluation of the TRONCHIP specification for the TX1","author":"Iwamura","year":"1988"},{"key":"10.1016\/0141-9331(89)90103-8_BIB9","series-title":"Proc. 3rd TRON Symp.","first-page":"273","article-title":"Architecture characteristics of GMICRO\/300","author":"Itoh","year":"1987"},{"key":"10.1016\/0141-9331(89)90103-8_BIB10","series-title":"Proc. 5th TRON Symp.","first-page":"317","article-title":"High performance bus interface of GMICRO\/300","author":"Kitahara","year":"1988"},{"key":"10.1016\/0141-9331(89)90103-8_BIB11","series-title":"Proc. 5th TRON Symp.","first-page":"248","article-title":"Architectural features of Oki 32-bit microprocessor","author":"Ito","year":"1988"},{"key":"10.1016\/0141-9331(89)90103-8_BIB12","series-title":"Proc. 5th TRON Symp.","first-page":"263","article-title":"Design considerations of the Matsushita 32-bit microprocessor for real-memory systems","author":"Kiyohara","year":"1988"},{"key":"10.1016\/0141-9331(89)90103-8_BIB13","series-title":"Proc. 5th TRON Symp.","first-page":"275","article-title":"An examination of the fundamental configuration of the microprocessor for virtual memory systems","author":"Nishikawa","year":"1988"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933189901038?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933189901038?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T07:56:10Z","timestamp":1553500570000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933189901038"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,10]]},"references-count":13,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1989,10]]}},"alternative-id":["0141933189901038"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(89)90103-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1989,10]]}}}