{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T10:43:44Z","timestamp":1648809824071},"reference-count":7,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1990,1,1]],"date-time":"1990-01-01T00:00:00Z","timestamp":631152000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,1]]},"DOI":"10.1016\/0141-9331(90)90009-k","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"17-20","source":"Crossref","is-referenced-by-count":0,"title":["Speed tunable finite state machine compiler: Zephcad"],"prefix":"10.1016","volume":"14","author":[{"given":"Hitomi","family":"Sato","sequence":"first","affiliation":[]},{"given":"Yoshihide","family":"Sugiura","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(90)90009-K_BIB1","series-title":"Logic Minimization Algorithm for VLSI Synthesis","author":"Brayton","year":"1984"},{"key":"10.1016\/0141-9331(90)90009-K_BIB2","series-title":"IEEE Int. Conf. Comput. Aided Design (ICCAD-86)","first-page":"356","article-title":"Multi-level logic optimization system","author":"Brayton","year":"1986"},{"key":"10.1016\/0141-9331(90)90009-K_BIB3","series-title":"IEEE Int. Conf. Comput. Aided Design","first-page":"66","article-title":"Multi-level logic optimization and the rectangular covering problem","author":"Brayton","year":"1987"},{"key":"10.1016\/0141-9331(90)90009-K_BIB4","series-title":"23rd Design Autom. Conf.","first-page":"79","article-title":"SCRATES: a system for automatically synthesizing and optimizing combinational logic","author":"Gregory","year":"1986"},{"key":"10.1016\/0141-9331(90)90009-K_BIB5","series-title":"NATO on Logic Synthesis and Silicon Compilation for VLSI","article-title":"Algorithms for multilevel logic synthesis and optimization","author":"Brayton","year":"1987"},{"key":"10.1016\/0141-9331(90)90009-K_BIB6","doi-asserted-by":"crossref","DOI":"10.1109\/12.35836","article-title":"The transduction method-design of logic networks based on permissible functions","author":"Muroga","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(90)90009-K_BIB7","series-title":"IEEE Int. Conf. Comput.-Aided Design","article-title":"Multi-level logic optimization using binary decision diagrams","author":"Matsunaga","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090009K?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090009K?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T07:56:55Z","timestamp":1553500615000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090009K"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,1]]},"references-count":7,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,1]]}},"alternative-id":["014193319090009K"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90009-k","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,1]]}}}