{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T03:08:50Z","timestamp":1649041730023},"reference-count":28,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1990,9,1]],"date-time":"1990-09-01T00:00:00Z","timestamp":652147200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,9]]},"DOI":"10.1016\/0141-9331(90)90023-o","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"444-456","source":"Crossref","is-referenced-by-count":6,"title":["Testability strategy and test pattern generation for register files and customized memories"],"prefix":"10.1016","volume":"14","author":[{"given":"Jos","family":"van Sas","sequence":"first","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"Luc","family":"Inz\u00e9","sequence":"additional","affiliation":[]},{"given":"Hugo","family":"De Man","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"No 6","key":"10.1016\/0141-9331(90)90023-O_BIB1","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1986.295047","article-title":"Cathedral II: a silicon compiler for digital signal processing multiprocessor VLSI systems","volume":"Vol 3","author":"De Man","year":"1986","journal-title":"IEEE Des. & Test of Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB2","series-title":"Proc. 1st EDAC","article-title":"Open-ended system for high-level synthesis of flexible signal processors","author":"Lanneer","year":"1990"},{"issue":"No 2","key":"10.1016\/0141-9331(90)90023-O_BIB3","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1109\/29.1518","article-title":"Architectural strategies for an application-specific synchronous multi-processor environment","volume":"Vol 36","author":"Catthoor","year":"1988","journal-title":"IEEE Trans. on ASSP"},{"issue":"No 12","key":"10.1016\/0141-9331(90)90023-O_BIB4","doi-asserted-by":"crossref","first-page":"1816","DOI":"10.1109\/29.45530","article-title":"Interprocessor communication in synchronous multiprocessor digital signal processing chips","volume":"Vol 37","author":"De Caluwe","year":"1989","journal-title":"IEEE Trans. on ASSP"},{"key":"10.1016\/0141-9331(90)90023-O_BIB5","article-title":"Logic testing and design for testability","author":"Fujiwara","year":"1985","journal-title":"MIT Press series in comput. syst. MA, USA"},{"issue":"No 6","key":"10.1016\/0141-9331(90)90023-O_BIB6","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.1986.295048","article-title":"Macro testing: unifying IC and board test","volume":"Vol 3","author":"Beenker","year":"1986","journal-title":"IEEE Des. & Test of Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB7","series-title":"Proc. ESS-CIRC","first-page":"64","article-title":"A flexible module library for custom DSP applications in a multi-processor environment","author":"Blokken","year":"1989"},{"issue":"No 2","key":"10.1016\/0141-9331(90)90023-O_BIB8","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/54.19132","article-title":"A testability strategy for multiprocessor architecture","volume":"Vol 6","author":"Catthoor","year":"1989","journal-title":"IEEE Des. & Test of Comput."},{"issue":"No 12","key":"10.1016\/0141-9331(90)90023-O_BIB9","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/T-C.1973.223651","article-title":"Easily testable iterative systems","volume":"Vol C-22","author":"Friedman","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB10","series-title":"Proc. IEEE Int. Conf. Comp.-Aided Des.","first-page":"74","article-title":"C-testability of two-dimensional arrays of combinational cells","author":"Elhuni","year":"1985"},{"issue":"No 11","key":"10.1016\/0141-9331(90)90023-O_BIB11","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/TC.1981.1675714","article-title":"A testable design of iterative logic arrays","volume":"Vol C-30","author":"Parthasaraty","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB12","unstructured":"van Sas, J, Catthoor, F and De Man, H \u2018Generation of effective tests for memory structures\u2019 submitted for publication"},{"key":"10.1016\/0141-9331(90)90023-O_BIB13","series-title":"Int. Conf. on Comput, Syst. and Signal Processing","article-title":"Test Generation at MOS level","author":"Agrawal","year":"1984"},{"key":"10.1016\/0141-9331(90)90023-O_BIB14","series-title":"Proc. IEEE Int. Test Conf.","first-page":"340","article-title":"Automatic modelling of MOS transistor networks for test pattern generation","author":"Vivier","year":"1986"},{"key":"10.1016\/0141-9331(90)90023-O_BIB15","series-title":"Proc. IEEE Int. Conf. Comput. Aided Des.","first-page":"15","article-title":"Efficient testing of RISC microprocessors","author":"Hsu","year":"1986"},{"key":"10.1016\/0141-9331(90)90023-O_BIB16","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault modelling and logic simulation of CMOS and MOS integrated circuits","volume":"Vol 57","author":"Wadsack","year":"1978","journal-title":"Bell Tech. J."},{"issue":"No 5","key":"10.1016\/0141-9331(90)90023-O_BIB17","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.1986.295040","article-title":"Detecting FET stuck-open faults in CMOS latches and flip-flops","volume":"Vol 3","author":"Reddy","year":"1986","journal-title":"IEEE Des. & Test of Comput."},{"issue":"No 12","key":"10.1016\/0141-9331(90)90023-O_BIB18","doi-asserted-by":"crossref","first-page":"982","DOI":"10.1109\/TC.1981.1675739","article-title":"A march test for functional faults in semiconductor random access memories","volume":"Vol C-30","author":"Suk","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB19","series-title":"Proc. 7th Fault-Tolerant Computing Symp.","first-page":"81","article-title":"Testing of semiconductor random access memories","author":"Thatte","year":"1977"},{"key":"10.1016\/0141-9331(90)90023-O_BIB20","series-title":"Proc. IEEE Int. Test Conf.","first-page":"236","article-title":"Simple and efficient algorithms for functional RAM testing","author":"Marinescu","year":"1982"},{"key":"10.1016\/0141-9331(90)90023-O_BIB21","article-title":"Development of test strategy for application specific multiprocessor chips","author":"Inz\u00e9","year":"1987"},{"key":"10.1016\/0141-9331(90)90023-O_BIB22","article-title":"Failure mechanisms, fault hypotheses and analytical testing of LSI-NMOS (HMOS) circuits","author":"Courtois","year":"1981","journal-title":"VLSI 81"},{"issue":"No 6","key":"10.1016\/0141-9331(90)90023-O_BIB23","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","article-title":"Inductive fault analysis of MOS integrated circuits","volume":"Vol 2","author":"Shen","year":"1985","journal-title":"IEEE Design & Test of Comput."},{"issue":"No 1","key":"10.1016\/0141-9331(90)90023-O_BIB24","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/54.20387","article-title":"Realistic built-in self-test for static RAMs","volume":"Vol 6","author":"Dekker","year":"1989","journal-title":"IEEE Des. & Test of Comput"},{"issue":"No 5","key":"10.1016\/0141-9331(90)90023-O_BIB25","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/MDT.1986.295041","article-title":"Built-in self testing of embedded memories","volume":"Vol 3","author":"Jain","year":"1986","journal-title":"IEEE Des. & Test of Comput."},{"issue":"No 1","key":"10.1016\/0141-9331(90)90023-O_BIB26","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MDT.1987.295113","article-title":"Built-in self-testing RAM: a practical alternative","volume":"Vol 4","author":"Saluja","year":"1987","journal-title":"IEEE Des. & Test of Comput."},{"key":"10.1016\/0141-9331(90)90023-O_BIB27","series-title":"Proc. IEEE Int. Conf. on Fault Tolerant Computing","first-page":"118","article-title":"An Efficient built-in self test scheme for functional test of embedded RAMs","author":"Nicolaidis","year":"1985"},{"key":"10.1016\/0141-9331(90)90023-O_BIB28","series-title":"Proc. 1st ETC","first-page":"294","article-title":"Testability strategy for registers and memories in a multiprocessor architecture","author":"van Sas","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090023O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090023O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:21:38Z","timestamp":1553502098000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090023O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,9]]},"references-count":28,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1990,9]]}},"alternative-id":["014193319090023O"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90023-o","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,9]]}}}