{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T05:17:26Z","timestamp":1692595046467},"reference-count":15,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[1990,10,1]],"date-time":"1990-10-01T00:00:00Z","timestamp":654739200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,10]]},"DOI":"10.1016\/0141-9331(90)90047-y","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"491-496","source":"Crossref","is-referenced-by-count":1,"title":["IEEE futurebus cache coherence protocol as a logic program"],"prefix":"10.1016","volume":"14","author":[{"given":"Peter","family":"Robinson","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(90)90047-Y_BIB1","series-title":"Proc. 12th Annual Int. Symp. on Comput. Architect","first-page":"292","article-title":"The transputer","volume":"Vol 13","author":"Whitby-Strevens","year":"1985"},{"issue":"No 4","key":"10.1016\/0141-9331(90)90047-Y_BIB2","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: evaluation using a multiprocessor simulation model","volume":"Vol 4","author":"Archibald","year":"1986","journal-title":"ACM Trans. on Comput. Syst."},{"issue":"No 4","key":"10.1016\/0141-9331(90)90047-Y_BIB3","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MM.1984.291219","article-title":"An advanced communication protocol for the proposed IEEE 896 Futurebus","volume":"Vol 4","author":"Borrill","year":"1984","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB4","year":"1988","journal-title":"IEEE"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB5","series-title":"Proc. 13th Annual Int. Symp. on Comput. Architect.","first-page":"414","article-title":"A class of compatible cache consistency protocols and their support by the IEEE Futurebus","volume":"Vol 14","author":"Sweazey","year":"1986"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB6","year":"1989","journal-title":"IEEE"},{"issue":"No 12","key":"10.1016\/0141-9331(90)90047-Y_BIB7","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1145\/214956.214958","article-title":"Prolog in 10 figures","volume":"Vol 28","author":"Colmerauer","year":"1985","journal-title":"Comm. ACM"},{"issue":"No 7","key":"10.1016\/0141-9331(90)90047-Y_BIB8","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/359131.359136","article-title":"Algorithm = Logic + Control","volume":"Vol 22","author":"Kowalski","year":"1979","journal-title":"Comm. ACM"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB9","series-title":"Proc. Symp. on Artif. Intell. and Programming Lang.","first-page":"109","article-title":"Prolog - the language and its implementation compared with Lisp","volume":"Vol 12","author":"Warren","year":"1977"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-16492-8_111","article-title":"Negation and control in Prolog","author":"Naish","year":"1986"},{"issue":"No 5","key":"10.1016\/0141-9331(90)90047-Y_BIB11","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1093\/comjnl\/30.5.386","article-title":"Principles of the DelPhi parallel inference machine","volume":"Vol 30","author":"Clocksin","year":"1987","journal-title":"Comput. J."},{"key":"10.1016\/0141-9331(90)90047-Y_BIB12","article-title":"A method for efficiently executing Horn clause programs using multiple processors","author":"Clocksin","year":"1987"},{"issue":"No 4","key":"10.1016\/0141-9331(90)90047-Y_BIB13","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1016\/0743-1066(87)90022-7","article-title":"Logic programming and digital circuit analysis","author":"Clocksin","year":"1987","journal-title":"J. Logic Programming"},{"key":"10.1016\/0141-9331(90)90047-Y_BIB14","series-title":"Logic Programming and its Applications","first-page":"188","article-title":"Experience with specification and verification of a complex computer using Concurrent Prolog","author":"Suzuki","year":"1986"},{"issue":"No 1","key":"10.1016\/0141-9331(90)90047-Y_BIB15","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/32.4626","article-title":"Executable logic specifications for protocol service interfaces","volume":"Vol 14","author":"Sidhu","year":"1988","journal-title":"IEEE Trans. on Softw. Eng."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090047Y?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090047Y?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:22:04Z","timestamp":1553502124000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090047Y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,10]]},"references-count":15,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1990,10]]}},"alternative-id":["014193319090047Y"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90047-y","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,10]]}}}