{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:53:31Z","timestamp":1649188411165},"reference-count":15,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1990,11,1]],"date-time":"1990-11-01T00:00:00Z","timestamp":657417600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,11]]},"DOI":"10.1016\/0141-9331(90)90095-d","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"599-605","source":"Crossref","is-referenced-by-count":1,"title":["3D parity checking models for errors in RAM memories used in space on-board computers"],"prefix":"10.1016","volume":"14","author":[{"given":"NH","family":"Kuo","sequence":"first","affiliation":[]},{"given":"MP","family":"Gough","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"No 6","key":"10.1016\/0141-9331(90)90095-D_BIB1","doi-asserted-by":"crossref","first-page":"2040","DOI":"10.1109\/TNS.1982.4336492","article-title":"Single event error immune CMOS RAM","volume":"Vol NS-29","author":"Andrews","year":"1982","journal-title":"IEEE Trans. Nuclear Science"},{"issue":"No 9","key":"10.1016\/0141-9331(90)90095-D_BIB2","first-page":"305","article-title":"Microprocessors in space instrumentation","author":"Gough","year":"1989","journal-title":"Space Technology"},{"issue":"No 2","key":"10.1016\/0141-9331(90)90095-D_BIB3","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1147\/rd.282.0177","article-title":"Fault-tolerant design techniques for semiconductor memory applications","volume":"Vol. 28","author":"Aichelmann","year":"1984","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0141-9331(90)90095-D_BIB4","series-title":"Rad-Hard\/Hi-Rel data book","author":"Ansell","year":"1987"},{"key":"10.1016\/0141-9331(90)90095-D_BIB5","first-page":"5.1","article-title":"The radiation belts","author":"Spjeldvik","year":"1985"},{"key":"10.1016\/0141-9331(90)90095-D_BIB6","series-title":"Fault-Tolerant Computing: Theory and Techniques","author":"Pradhan","year":"1986"},{"issue":"No 1","key":"10.1016\/0141-9331(90)90095-D_BIB7","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/TAES.1982.309204","article-title":"Fault-tolerant memory system architecture for radiation induced errors","volume":"Vol AES-18","author":"White","year":"1982","journal-title":"IEEE Trans. Aerospace and Electronic Syst."},{"key":"10.1016\/0141-9331(90)90095-D_BIB8","series-title":"Fault tolerant memory systems","first-page":"317","year":"1987"},{"key":"10.1016\/0141-9331(90)90095-D_BIB9","article-title":"Error detection and correction in memories","author":"Clements","year":"1987"},{"issue":"No 4","key":"10.1016\/0141-9331(90)90095-D_BIB10","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/TC.1984.1676436","article-title":"Fault-tolerant 256k memory designs","volume":"Vol C-33","author":"Tanner","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(90)90095-D_BIB11","series-title":"Industrial Digital Control Systems","article-title":"Reliability and redundancy in microprocesor controllers","author":"PAL","year":"1988"},{"key":"10.1016\/0141-9331(90)90095-D_BIB12","first-page":"137","article-title":"Improving memory reliability through error correction","author":"Ferris-Prabha","year":"1979","journal-title":"Computer Design"},{"issue":"No 2","key":"10.1016\/0141-9331(90)90095-D_BIB13","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1147\/rd.282.0184","article-title":"Fault-tolerant memory simulator","volume":"Vol 28","author":"Chen","year":"1984","journal-title":"IBM J. Res. and Devel."},{"key":"10.1016\/0141-9331(90)90095-D_BIB14","series-title":"Electronic Design","first-page":"37","article-title":"Choose the right level of memory error protection","author":"Lancy","year":"1982"},{"issue":"No 6","key":"10.1016\/0141-9331(90)90095-D_BIB15","doi-asserted-by":"crossref","first-page":"2076","DOI":"10.1109\/TNS.1982.4336499","article-title":"Upsets in error detection and error correction integrated circuits","volume":"Vol NS-29","author":"Campbell","year":"1982","journal-title":"IEEE Trans. Nuclear Sciences"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090095D?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090095D?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:22:24Z","timestamp":1553502144000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090095D"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,11]]},"references-count":15,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1990,11]]}},"alternative-id":["014193319090095D"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90095-d","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,11]]}}}