{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T23:57:44Z","timestamp":1648771064267},"reference-count":7,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1990,7,1]],"date-time":"1990-07-01T00:00:00Z","timestamp":646790400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,7]]},"DOI":"10.1016\/0141-9331(90)90113-a","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"407-415","source":"Crossref","is-referenced-by-count":2,"title":["ARM3 \u2014 a study in design for compatibility"],"prefix":"10.1016","volume":"14","author":[{"given":"SB","family":"Furber","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ARP","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 6","key":"10.1016\/0141-9331(90)90113-A_BIB1","first-page":"402","article-title":"The Acom RISC machine- an architectural view","volume":"Vol 33","author":"Furber","year":"1987","journal-title":"IEE J. Electron. & Power"},{"key":"10.1016\/0141-9331(90)90113-A_BIB2","author":"VLSI Technology Inc","year":"1989"},{"key":"10.1016\/0141-9331(90)90113-A_BIB3","series-title":"VLSI RISC Architecture and Organization","author":"Furber","year":"1989"},{"issue":"No 7","key":"10.1016\/0141-9331(90)90113-A_BIB4_1","first-page":"60","article-title":"Surveying the RISC realm","volume":"Vol 9","author":"Cushman","year":"1988","journal-title":"VLSI Syst. Des."},{"issue":"No 7","key":"10.1016\/0141-9331(90)90113-A_BIB4_2","first-page":"100","article-title":"Surveying the RISC realm","volume":"Vol 9","author":"Cushman","year":"1988","journal-title":"VLSI Syst. Des."},{"key":"10.1016\/0141-9331(90)90113-A_BIB5","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1016\/0920-5489(88)90073-6","article-title":"The advantages of RISC architectures","volume":"Vol 8","author":"Furber","year":"1988","journal-title":"Comput. Standards & Interfaces"},{"key":"10.1016\/0141-9331(90)90113-A_BIB6","series-title":"Proc. ESSCIRC '89","first-page":"272","article-title":"A 2nd generation 32b RISC processor with 4 Kbyte cache","author":"Thomas","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090113A?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090113A?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:21:11Z","timestamp":1553502071000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090113A"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,7]]},"references-count":7,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1990,7]]}},"alternative-id":["014193319090113A"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90113-a","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,7]]}}}