{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T07:06:26Z","timestamp":1648537586463},"reference-count":13,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1990,6,1]],"date-time":"1990-06-01T00:00:00Z","timestamp":644198400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1990,6]]},"DOI":"10.1016\/0141-9331(90)90121-b","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"291-296","source":"Crossref","is-referenced-by-count":1,"title":["Reprogrammable gate arrays for hardware accelerated IC design verification"],"prefix":"10.1016","volume":"14","author":[{"given":"Jeffrey A","family":"Dickson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan W","family":"Ptak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert D","family":"McLeod","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(90)90121-B_BIB1","first-page":"66","article-title":"Built-in self test: are expectations too high","year":"1989","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/0141-9331(90)90121-B_BIB2","first-page":"38","article-title":"In-circuit emulation for ASIC based designs","author":"Wynn","year":"1986","journal-title":"VLSI Systems Design"},{"key":"10.1016\/0141-9331(90)90121-B_BIB3","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/6.19843","article-title":"User-programmable gate arrays","author":"Freeman","year":"1988","journal-title":"IEEE Spectrum"},{"key":"10.1016\/0141-9331(90)90121-B_BIB4","year":"1989"},{"key":"10.1016\/0141-9331(90)90121-B_BIB5","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1016\/0165-6074(86)90018-9","article-title":"Comparing causes of system failure","volume":"Vol 18","author":"McCluskey","year":"1986","journal-title":"Microprocessing Microprog."},{"key":"10.1016\/0141-9331(90)90121-B_BIB6","series-title":"High Performance Systems","first-page":"28","article-title":"ASIC emulation cuts design risk","author":"D'Amour","year":"1989"},{"key":"10.1016\/0141-9331(90)90121-B_BIB7","article-title":"A VHDL interface for programmable gate arrays","author":"Liu","year":"1990"},{"key":"10.1016\/0141-9331(90)90121-B_BIB8","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/43.31545","article-title":"Cellular automata-based pseudorandom number generators for built-in self-test","volume":"Vol CAD-8","author":"Hortensius","year":"1989","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0141-9331(90)90121-B_BIB9","series-title":"Built-In Self Test for VLSI: Pseudorandom Techniques","author":"Bardell","year":"1987"},{"key":"10.1016\/0141-9331(90)90121-B_BIB10","year":"1988"},{"issue":"No 5","key":"10.1016\/0141-9331(90)90121-B_BIB11","article-title":"Programmable gate arrays: devices and application","volume":"Vol 13","year":"1989","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(90)90121-B_BIB12","doi-asserted-by":"crossref","first-page":"685","DOI":"10.1109\/TCS.1979.1084687","article-title":"Controllability\/observability analysis of digital circuits","volume":"Vol CAS-26","author":"Goldstein","year":"1979","journal-title":"IEEE Trans. Circuits Systems"},{"key":"10.1016\/0141-9331(90)90121-B_BIB13","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An implicit enumeration algorithm to generate Tests for combinational logic circuits","volume":"Vol C-30","author":"Goel","year":"1981","journal-title":"IEEE Trans. Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090121B?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319090121B?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:21:03Z","timestamp":1553502063000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319090121B"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,6]]},"references-count":13,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1990,6]]}},"alternative-id":["014193319090121B"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(90)90121-b","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1990,6]]}}}