{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T19:55:15Z","timestamp":1649102115734},"reference-count":35,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1991,6]]},"DOI":"10.1016\/0141-9331(91)90067-p","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"257-269","source":"Crossref","is-referenced-by-count":0,"title":["Silicon compilation of hierarchical control sections with unified BIST testability"],"prefix":"10.1016","volume":"15","author":[{"given":"M","family":"Nicolaidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K","family":"Torki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"AA","family":"Jerraya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B","family":"Courtois","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 3","key":"10.1016\/0141-9331(91)90067-P_BIB1","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/43.21840","article-title":"Self-exercising checkers for Unified Built-In Self-Test (UBIST)","volume":"Vol 8","author":"Nicolaidis","year":"1989","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0141-9331(91)90067-P_BIB2","series-title":"Proc. IEEE Int. Test Conf.","article-title":"Efficient UBIST implementation for microprocessor sequencing parts","author":"Nicolaidis","year":"1990"},{"key":"10.1016\/0141-9331(91)90067-P_BIB3","series-title":"23rd Design Automation Conf.","article-title":"Principles of the SYCO compiler","author":"Jerraya","year":"1986"},{"key":"10.1016\/0141-9331(91)90067-P_BIB4","doi-asserted-by":"crossref","DOI":"10.1049\/cae.1988.0025","article-title":"SYCO: A silicon compiler for VLSI ASICs specified by algorithms","author":"Jerraya","year":"1988","journal-title":"Comp.-Aided Engng J. IEE"},{"key":"10.1016\/0141-9331(91)90067-P_BIB5","unstructured":"Jamier, R and Jerraya, A A \u2018APOLLON: a datapath compiler\u2019 ICCD '85"},{"key":"10.1016\/0141-9331(91)90067-P_BIB6","first-page":"878","article-title":"Design of dynamically checkers","volume":"Vol 2","author":"Carter","year":"1968"},{"key":"10.1016\/0141-9331(91)90067-P_BIB7","series-title":"Design of self-checking digital networks using coding techniques","author":"Anderson","year":"1971"},{"issue":"No 6","key":"10.1016\/0141-9331(91)90067-P_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1978.1675139","article-title":"Strongly fault secure logic networks","volume":"Vol C-27","author":"Smith","year":"1978","journal-title":"IEEE Trans. Comp."},{"issue":"No 4","key":"10.1016\/0141-9331(91)90067-P_BIB9","first-page":"271","article-title":"Design of totally self-checking asynchronous modular circuits","volume":"Vol 2","author":"David","year":"1978","journal-title":"J. Des. Automat. Fault Tol. Comput."},{"key":"10.1016\/0141-9331(91)90067-P_BIB10_1","series-title":"Proc. FTCS-14","article-title":"Strongly code disjoint checkers","author":"Nicolaidis","year":"1984"},{"key":"10.1016\/0141-9331(91)90067-P_BIB10_2","author":"Nicolaidis","year":"1988","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/0141-9331(91)90067-P_BIB11","article-title":"A unified built-in self-test scheme: UBIST","author":"Nicolaidis","year":"1988","journal-title":"FTCS-18"},{"key":"10.1016\/0141-9331(91)90067-P_BIB12","series-title":"Proc. 1979 IEEE Int. Test Conf.","article-title":"Built-in logic block observation techniques","author":"Koenmann","year":"1979"},{"key":"10.1016\/0141-9331(91)90067-P_BIB13","article-title":"The design of PLAs with concurrent error detection","author":"Mak","year":"1982","journal-title":"FTCS-12"},{"key":"10.1016\/0141-9331(91)90067-P_BIB14","article-title":"Design of self-checking systems based on analytical fault hypotheses","author":"Nicolaidis","year":"1983","journal-title":"IMAG Rep. RR 353"},{"key":"10.1016\/0141-9331(91)90067-P_BIB15","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/S0019-9958(61)80037-5","article-title":"A note on error detection codes for asymmetric binary channels","volume":"Vol 4","author":"Berger","year":"1961","journal-title":"Inform. Contr."},{"key":"10.1016\/0141-9331(91)90067-P_BIB16","article-title":"Design approach for a VLSI self-checking MIL-STD-1750 microprocessor","author":"Halbert","year":"1984","journal-title":"FTCS-14"},{"key":"10.1016\/0141-9331(91)90067-P_BIB17","article-title":"Design of self-checking checkers for Berger code","author":"Marouf","year":"1978","journal-title":"FTCS-8"},{"key":"10.1016\/0141-9331(91)90067-P_BIB18","series-title":"Principles of CMOS VLSI design: A system perspective","author":"Weste","year":"1985"},{"key":"10.1016\/0141-9331(91)90067-P_BIB19","series-title":"Introduction to VLSI systems","author":"Mead","year":"1980"},{"key":"10.1016\/0141-9331(91)90067-P_BIB20","series-title":"Proc. Int. Symp. Cir. Syst.","article-title":"A comparison of logic minimization strategies using ESPRESSO. An APL program package for partitioned logic minimization","author":"Brayton","year":"1982"},{"key":"10.1016\/0141-9331(91)90067-P_BIB21","article-title":"The design of totally self-checking circuits using programmable logic arrays","author":"Wang","year":"1979","journal-title":"FTCS-9"},{"key":"10.1016\/0141-9331(91)90067-P_BIB22","series-title":"FSM Benchmarks","year":"1987"},{"key":"10.1016\/0141-9331(91)90067-P_BIB23","series-title":"Mathematics of Computation","first-page":"368","article-title":"Primitive polynomials (Mod-2)","author":"Watson","year":"1962"},{"key":"10.1016\/0141-9331(91)90067-P_BIB24","article-title":"Circuits for pseudo-exhaustive test pattern generation","author":"Wang","year":"1986","journal-title":"ITC-86"},{"key":"10.1016\/0141-9331(91)90067-P_BIB25","unstructured":"Reis, R, Jerraya, A A and Jamier, R \u2018Design of the SYCO6502 using SYCO silicon compiler\u2019 ICCD 86"},{"key":"10.1016\/0141-9331(91)90067-P_BIB26","series-title":"Proc. 22nd Design Automation Conf.","article-title":"PLATYPUS: A PLA test pattern generation tool","author":"Wei","year":"1985"},{"key":"10.1016\/0141-9331(91)90067-P_BIB27","article-title":"Multiple stuck-at fault testability of self-testing checkers","author":"Nanya","year":"1988","journal-title":"FTCS-18"},{"key":"10.1016\/0141-9331(91)90067-P_BIB28","series-title":"Bell Sys. Tech. J.","article-title":"Fault modelling and logic simulation of CMOS and MOS integrated circuits","author":"Wadsack","year":"1978"},{"key":"10.1016\/0141-9331(91)90067-P_BIB29","series-title":"Proc. FTCS-14","article-title":"On testability of CMOS-domino logic","author":"Oklobdzija","year":"1984"},{"key":"10.1016\/0141-9331(91)90067-P_BIB30","series-title":"Proc. ITC '87","article-title":"Shorts in self-checking circuits","author":"Nicolaidis","year":"1987"},{"key":"10.1016\/0141-9331(91)90067-P_BIB31","series-title":"Proc. 16th FTCS","article-title":"Design of self-checking circuits using unidirectional error detecting codes","author":"Nicolaidis","year":"1986"},{"key":"10.1016\/0141-9331(91)90067-P_BIB32","article-title":"Fault detection in CVS parity trees: Application to SSC CVS parity and two-rail checkers","author":"Jha","year":"1989","journal-title":"FTCS-19"},{"key":"10.1016\/0141-9331(91)90067-P_BIB33","series-title":"IEEE 1988 Intern. Conf. on Computer Design","article-title":"UBIST version of the SYCO's control section compiler","author":"Torki","year":"1988"},{"key":"10.1016\/0141-9331(91)90067-P_BIB34","series-title":"EDAC 91","article-title":"A self-checking PLA automation generator based on unordered codes encoding","author":"Torki","year":"1991"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319190067P?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319190067P?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:24:08Z","timestamp":1553502248000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319190067P"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,6]]},"references-count":35,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1991,6]]}},"alternative-id":["014193319190067P"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(91)90067-p","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1991,6]]}}}